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PRrFACE 
J. Byron McCo~ick, Conference Chairman 
Los liamos Nstional Laborst,ry 
Major 1IIpetus for the development of high tempera-
ture electronic materials, devices, circuits and sys-
tems can probably be credited to the energy crisis 
which appeared dramatically in 1974. At that time it 
was acknowledged that the nece.sary discovery and ex-
ploitation of national energy resources would require 
a long-term commitment to research snd development, and 
federal funds were made available tor this purpose. In 
1975, a workshop was held to set directiona for work in 
geother.al exp13ration,1 snd a number of contracts 
were subsequently negot1ate~. As work continued, inter-
est broadenad beyon4 the geothermal area. In 1978, Dr. 
A. F. Veneruso,of Sandia Laboratories, organized a ses-
sion on High Tempera~ure Electronics at M1dcon 1978 
in Dallas, Texas. 2 This session included a paper on 
aircraft engine controls, as well as papers on integra~ 
ed circuits directed at the high-temperature needs of 
the well-logging industry. In 1979. interest broadened 
still further, as evidenced by the High Temperature 
Electronics and Instrumentation Seminar orgs~ized in 
Bouston, Texas by Dr. veneruso. 3 Most recently, a ses-
sion of the :980 Electro-Professional Program was de-
voted to The Frontiers of High Temperature Electronics~ 
More than five years have passed since the first 
workshop was held. and in that time much progress has 
been aade. Interest in the field has continued to grow 
and the diversity of requirements has rapidly increased. 
It therefore seems important at this time to re-eval-
uate the status of and directions for high temperature 
electrOnics research and development. This conference 
has been organized for that purpose. Specifically, the 
conference has three major objectives: to identify 
common needs among those in the user community; to put 
in perspective the directions for future work by focus-
ing on the status of current research and development 
pro grana; and to address the problem of brineing to 
practical fruition the results of these efforts. While 
the iRportance of the technical content of the papers 
is not to be underestimated. the Program Cammittee felt 
that because of the diversity of interests represented 
in the audience, the identification of common problems 
and the need for perspective with regard to the impli-
cations, both technical and commercial, of these prob-
lema were perhaps as imrortant as the high-tempera-
ture technologies themselves. Accordingly, special at-
tention was given to the program in two ways. 
"irst. considerable care was taken to put together 
a se8sion on Users Requirements which included papers 
from as broad a spectrum as possible, and this session 
was scheduled as the first of the conference. Second, 
the need for perspective was recognized to be part of 
the broader problem of determining what results of re-
search and development have long-range potential for 
commercialization, and how these can be reduced to prac-
tice. To meet thid need we are introducing what we be-
lieve to be an innovation in conferences of this type: 
the final .ession, A Conference Perspective, by Dr. 
Robert Pry, Vice-President for Research and Development, 
Gould, Inc. During the conference, Dr. Pry will talk 
with as many as possible of the conference attendees. 
Combining the results of these encounters uith what he 
learns of the status of the various high-temperature 
technologies from the conference papers, he will devel-
op a commentary of his views of the conference in gener-
al. and technology tran.fer and commercialization in 
particular. I would, therefore. encourage everyone who 
y 
.... 
rul •• pecial needs in high-temperature electronics, or 
opinions about the field, to talk with Dr. Pry at .o.e 
time during the conference. I al.o hope that everyone 
will plan to stay for this final and oossibly auat 
important ses&ion. 
It is worth noting that aure than half the papers 
in the conference deal with materials and devices, 
rather than circuits and syst.... While this is due 
in part to the conference eaphasi. on research and de-
velopment, it is in larger .... ure a reflection of the 
lack of maturity of the field. Circuit. and sy.tema 
are the last in the development chain of which materi&h 
form the beginning. The evolution to a mature technol-
ogy base is unfortunately iapeded by the relatively 
small size of the mark~t for high temperature electron-
ics ,,;hen cmapared with, for exaaple, the market c~ 
ed by integrated circuits. This small size is not, h~ 
ever, indicative of its iaportance when viewed in the 
context of national energy and space progr.... It is, 
therefore, the goal of this conference to 'xpedite the 
development of high teaperature electronics for these 
most isportant applications. 
No conference such as this can be successfully or-
ganiZEd without the hard work of a number of coopera-
tive individuals; I would like to thank all those who 
served on the ProAram Committee for their efforts. Spe-
cial acknowledgements are due Dr. John C. Rowley and 
Dr. Jan A. Narud, both of Los Alamos National labora-
tory, for their outstanding and tireless efforts to es-
tabUsl. a prograll of the highest quality. Special ac-
knowledgements are also due Dr. C. R. Rausenbauer and 
his staff in Special Professional Education at The 
University of Arizona. for handling all the confer~ce 
arrangements. 
Finally, I would like to express our gratitude to 
those agencies which have contributed financially to 
the success of the conference: The National Aeronau-
tics and Space Administration; The Department of Energy, 
Division of Engine~ring, Mathematical and Geosciences; 
The Nuclear Regult,tory eo-isa1on, Division of Reactor 
Saftey Research: and The National Science Foundation. 
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BIGB TDn'EIlA'l\'U EL!CTItCIUCS APPLICATIONS 
IN SPACE EXPLCllATIONS * 
R.F. Jurgens 
Jet Propulsion Laboratory 
4800 Oak Crove Drive 
Pasa~ena, CA 91103 
Electronic in:-trUlllenta and systems used for space 
explorstion have not generally been exposed directly to 
harsh environaents of outer space or the d~nse atmo-
spheres of several of our planets. Instead, protective 
enclosures, insulation. shielding, and small he .. ting 
systaas are provided to control the environment. Also 
the design of spacecraft by stems and instruments are 
carrIed out with fairly conservative design rules. be-
cause the cost of a mission is high. and failure is easy 
to achieve. The design of electronic instnnrents for 
use within the wide range cf the earth's environaent is 
difficult enough, and extension of our electronic tech-
nology to operate at very high or law temperatures ~r 
great pressures is no small challenge. 
Jperation of electronic systems in environments 
having temperatures or pressures beyond the capability 
of the electronics requires systems to protect or 
in~ulate the electronics from the environment_ The 
maintenance of the protection requires energy. and 
the energy source itself may require protection. In 
vacuous space, the energy transfer to the spacecraft is 
entirely dependent upon radiative transfer. and tempera-
tures can be controlled by vatying the reflectivity of 
the spacecraft surfaces_ This form of control may re-
quire little energy since it often can be accomplisbed 
with little more than the rotation of the spacecraft or 
the reorientation of reflective panels. Pressure dif-
ferences are seldom larger than the difference between 
that of the earth and vacuum. In these respects. the 
exploration of space is conside1:ably less difficult than 
the expl~=ation of the earth's inner space where tem-
peratures and pressures are high. 
The exploration of the planets having large atmo-
spheres is entirely & different matter. In the case of 
Venus. for example, the surface temperature is near 
730 0 ( and th~ a~Qospheric pressure 90 bars. The atmo-
spheric p.·oflles of the large outer planets are relative-
ly unknown, but one thing is sure, both the pressure and 
temp~rature will increase well beyond our technical 
capability to design instrUlllents before any surface is 
likely to be found_ The depth to which these atmospheree; 
can be studied depends on one of two things, 1_ our 
ability to design probes that can withstar.~ the great 
temperatures and pressures, 2_ the ability to transmit 
the information through the dense absorbing atmospheres. 
The problem of protecting electronic systems from 
the great temperatures and pressures of these atmospheres 
is a very different problem from that of outer space. 
Bere the thermal energy transfer is caused primarily by 
conduction to the atmosphere. The atmospheric pressures 
may be Mmdreds of times greater than those of the 
earth's atmosphere, so our spacecraft may look more like 
a craft designed for deer. ocean exploration. We have 
two choices as to the design of our craft, either we 
design our systems to withstand the high temperatures 
and preasures, or we maintain temperature and pressure 
differences within the craft. The maintenance of tem-
perature and pressure differences requires energy, and 
energy is '!lways a very expensive and a scarce commodity 
on any sp,"e probe. Therefore it is very important that 
we minimize or eliminate the need to _intain such dif-
3 
ferences. The extansion of range of operating taapera-
tures of electronic cOlllponents and systemfl is a start in 
that direct ion. 
K1sliions 
The exploration of the atmosphere of Venus wUl 
probably be the first example of the use of high taa-
perature el~tronic systems in space aprlications. 
Studies of the Veaudan atllosphere could be accOlllplished 
by the use of balloon borne instrUlllents. The sjaplest 
sort of experiment might be one that determines only 
the circulation properties of the atmosphere at various 
altitudes. All that is required here is a beacon of 
suffi~ient power to be tracked by either orbiting 
spacecrafts or from grOUlld-based radio telescopes. A 
more advanced probe might contain a radar transponder. 
The localization of the balloon, for example, could be 
accomplished by VLBI, Doppler tracking, range tracking 
in the case of a transponder, and all combinations of 
these. Two missions are preaently being studied. The 
first carries only a simple beacon transmitter and flys 
at 18 km altitude where the temperature at about 32~:~. 
Electronic breallb.-ard designs for operation at this 
temperature arc presently being constructed and tested 
at JPL. The second flys between 40 and 48 km where the 
tempenture does not exceed ISO·C. Bere, more advanced 
instrument packages are presently within the available 
technology. Possible inatruments include pressure, 
taaperature. differential temperaturefl, light fmes. 
lightning detectors, and sound preasure levels. Balloon 
missions are likely to last no longer then a few days 
to a few weeh. therefore only sbort tem studies can be 
carried out (These are lIU.!h longer. however. than the 
preaent Venera and Pioneer-Venus probes). Longer 
missions are deairable and would most likely have to be 
carried out frCIII the surface. 
If a landing probe could sit on the highest part 
of Terra Ishtar (about 10 km above the mean surface 
level) the temperature would be about 3BO·C. A number 
of interesting experiments could be accomplished from 
this remarkable peak incl~ding all the traditional 
weather measurements, atmospheric turbulance. ligbt 
scattering from dust particles. and so on. Equally as 
interesting are measuranen·s related to planetary and 
solar systems dyn_ics. For example. very accurate 
measurements of the rotation rate, direction of the spin 
axis, and orbital motion could be made. These measure-
ments could eas1ly establish whether the rotation is in 
synchronous lock with the earth or if some form of pre-
cession exists. As the planet rotates, two occultations 
could be observed per revolution as viewed from the 
earth. An orhiting spacecraft could observe several 
occultations per day. Such mrasur_ents not only aid 
in establishing the variation of the atmosph~re bu~ 
giv.! a measure of the turbulance which establishes the 
ultimate "seeing" capability througb the Venusian atmo-
sphere at microwave frequencies. 
Coing to our outer planets, there 1a liNch work to 
;'e done. The first direct measuremnts of t .e Jovian 
atmosphere will be made by the Calileo spsc·, probes. 
These probes, like the PV probes,v1l1laataFhort time 
until they arr either ("t'ushed or their Digl .. 1 extin-
guished by the absorption 1c the atmosphere. The data 
• 1IIl!~ •• "'''II!I'''''''-''''''-----'''''--------''''''':--'''-~ + ' •. , '.F ~.----... 4+ • 
they return will ultiaBtely determine if other methods 
of exploraLion are possible. Among the aoat uxiciting 
might be s hot air baUoon mission to explore the 
circulation below the visible cloud regions. Though it 
is too early to know what might be possible, high t.em-
perature electronics will most likely be required. 
Going toward. the inner part of our solar system 
we find Mercury and the Sun. The Mariner 10 spacecrllft 
measured surface temperatures on Mercury rS'\ling from 
90 to 460·1. lla41atlve transfer models 1Ddlcate that 
temperatures as high as 650·1 (377·C) exiat when Mercury 
1& closest to the sun. The precession of the perthelion 
of Mercury has been used to test the g8l'ersl theory of 
relativity, however, this rate of precession is also 
partl.y causae! by the solar oblatene~ .. which distorts the 
gravity field of the sun. Further tests of the general 
relativity theery could be facilitated by placing a 
transponder on the surface of Mercury or by placing a 
close orbiter around the sun. The solar orbiter could 
map the gravity field, measure the oblateness, and carry 
out other measurements of fields and particles. Heasure-
m-at 'f the perihelion precession of orbiter could give 
an even better verification of the general relativity 
theory. 
Electronic Hardware 
Host conventional militsry electronics will operate 
to 100·C. Therefore, at 100·C it is s'~rler to ask what 
won't work than what will. Even tbough many components 
will still function to ISO·C, very few electronic systems 
will iunction pr~perly. Therefore, electronic systems 
must be designed specificslly to reach th1& temrerature. 
As we go beyond 200·C, many standard components and 
packaging techniques begin to fall. By )OO·C, very few 
silicon semiconductor. cievices continue to operate. I./J 
we go beyond ISO·C it is especially important to consi-
der what 1s really needed for apace exploration, as every 
good dltsi&ner would like to have everything, and every-
thing could be much too cpensive. 
There are on our list of components and syum. 
many of the same things that are required for well-
logging instumentation, so to the degree that inatru-
mentation r~quirementa are more or less identical, opera-
tion to )OO·C 3hould be poasi~le using hybrid circuit 
techniques developed for well-logging. A fajrly good 
Summftry of the limits of electlonic componants was given 
by Veneruso (1979). Much work has been reported by 
Palmer (1977), Palmer and Heckman (1978), Palmer 
(1979), and Prince et. al. (1980) describing tests, 
design rules, and fabrication of electronic circuits 
au itable for many instrumentat ion systems. However, our 
list contains some items not essential to the well-
logging industry. These are: 
1. High temperature power sources 
2. Ultra stable vscillators and clocks 
). VHF, UHF, and Microwave transmitters 
4. Antennas 
5. Electromechanical actuators, motors, and 
guidence systems 
6. Special depluyment ctllllponents and systems 
The power source is so impQrtant that it is placed 
first in the list. An effective w~y to evaluzte power 
sources for space applications is by figures of watt 
hours per kilogram, watt h~:s per cu~ic centtmeter, 
and ~att hours per dollar. The last measure is often 
the most difficult to obtain as most high temp~cature 
Table I. High Temperature Energy Sources 
Energy TeI!\;>erature Max 
Device Type Manufacturer Kange Wh/kg Wh/cc Watts Efi ic ._enc y 
Lithium/carbon Primary Power Conversion _50· to 60'C 270 0.41 0.90 NA D-size tested 
Inc. available 
Lithium/Carbon Primary Electrochem -:>0' to lSO·e 515 0.98 9.60 NA D-size tested 
Industries available 
Sodium/NIPS) Secondary EIC 1)0' Experimental 
Sodium/Sulfur Secmdary General P.lectcic 280· to 350·C 150 Experimental 
Furled ~alt 
LiSi/FeS Secondary Rockwell 400' to 450·C 79 Exper imen O;.al 
Fused Sl'i.; International 
Sodium/Sulfur Secondary Marcoussis 280· to )SO·C 200 10.0 80% Experimental 
Fused Salt 
Photovoltaic Silicon Many < no°c NA NA NA -12% Available in 
@ 20·C many sizes 
Pbotovoltaic GaAs Rockwell < )OO°C NA NA NA -14% Experimental 
In teme t ional @ 2()OC .25cm x .25clII 
Thermal Pyro- Aerospatiale -40· to SO·C < 20 < 0.07 Available in 
Electric Gen. technique many sizes 
Badio Isotope Pt 2)8 General Electric < 500°C > 0.5 x 10(' -4w/kg 0.25% Requ1res 
'thermionic @ <bstcm 
Generator )OO·X Desi&n 
-
mp 
• ;; 
power aources ar~ not commercially available. Table I 
aummarizes aome of the power aourcea that are either 
available or are kn~ to operate at extended t~pera­
ture ranges. Certain apecial mechanical &nd electro-
mechanical atorage aystema have n~t been included. For 
example steam engines, comprellsed gas, internal combus-
tion eng inel, and windmills. TI>!! ule of luch syaUlIIs 
should not be dilcount~, as a taw of these may be 
entirely practical. For example, the atmosphere of 
Jupiter il mOltly hydrogen. The operation of a intar-
nal combultion engine fueled on hydrogen 18 quite prac-
tical if an oxidizer is carried O"l the probe. Table I, 
then, concentrates on direct electrical power systems 
not requiring the conversion from mechanical to electri-
cal energy. 
The primary batteries listed in Table I have very 
high energy denaities compared to most primary or 
secondary cells. They also have good storage capabili-
ty, which is essential since many miSsions require six 
months to several years to arrive at their intended 
target. The present temperatures limit for commercially 
available primary batteries is about lsO·C. The fused-
salt batteries listed do not begin to operate until the 
~aterials fuse. These batterie~ ~an be stored in the 
charged state 1ndef~nitely below the temperature of 
fusion. Since the lowest temperature battery is the 
sodium-sulfur type which begins to operate near 280·C, 
there Is a range between lsO· and 280·C for which no 
batteries are presenrcy available. Fused salt batteries 
can operate to sOO·C, so they are ideal for Venus land-
ers. Although a large number of experiments on various 
fused salt cells have been run, only two types of cells 
have received sufficient study to be manufactured. The 
work on Sodium-Sulfur cells has been reported by Mitoff, 
Breiter, and Chatterji (1977) and Chatterji, Mittoff, 
end Breiter (1977). Work on the Lh.l1um-SU1con/lron 
Sulfide batt~ries has been reported by Sudar, Heredy. 
Hall, and McCoy (1977). KOAt work SinCE then has been 
directed at manufacturil1l. large cella for industrial 
103d i~v~ling and for electric vehicles, therefore, a 
wide range of sizea are not available. 
E.lergy sources that cOL.ld support longer missions 
than possible with batteries are: 1. photovoltalc cells, 
and 2. thermionic cells. Photovoltaic cells may be 
usable if the power requirements are not too large. 
High light intensities are generally not available deep 
in the atmosphere of Venus and at the outer plenets, 
thus the solar cell array sizes would have to be fairly 
large to provide even 20 to 30 watts. Silicon cells are 
not useful abov\- 2()1)·C, although work is being done to 
extend the temperature rqe for use with lar!Je concen-
trators. CaAa cells show the greatest promise for op-
eration above ZOO·C, although their efficiency will de-
crease. Tests of a few samples of GaAa cells supplied 
by Roclcwell International showed a near linear deceease 
in terminal voltage with increased temperature. Al-
though these cells survived the 3s0·C testing, their 
efficiency at thts temperature went to zero. 
Thllrmion1c cells or generators operate by establish-
ing a temperature difference on two junctions formed of 
dissimilar metala. Two types of thermionic generators 
are listed in Table I. The pyrotechnic;ue geberators 
suffer from a low energy to weigbt ratio, but could po-
tentially operate to a higher temperature than the pri-
mary cells. Commercially available cells are rated 
only to 6s"C. Theae generatora operate only fcr a short 
time follo<Ting ignition (30 ssconda to a fev hours). 
During th1a time the energy muat be used or it h lost. 
The RadiolllOtope Thermionic Cenerator (lTC's) suffer 
from many of the same probhllls, but their energy/weight 
ratio ia much greater than 8.1y "ther power source. The 
life-time of these generators is controlled b', ~ 'Ie half-
life of Pu 238 which is the moat common beat ,",1rce (86 
years). A typical power source, such as the ones used 
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on the Voyager apa:ecra't, generate about ISO watta over 
a ten-y •• r period and Wf!igh about 40 kg. The efficiency 
of the~ionlc generator is proportional lO anae f!xed 
percentase of the carnot efficiency, thus the efficiency 
decreaaea linearlly witt. increased tllllperature on the 
cold aide of the junction. Typical high-side tempera-
turea are near 1280" K. If the high-aide temperature 
remains fLxed,the Carnot efficiency would be about 2.5 
times poorer on the lur!.ce of Venua than on earth. 
Bigher efficiencies, of course, are possible if the 
l1igb-aide junction tempe:llture can be raiaed. This re-
quire .. either bigher Vowered radioactive matl!l'ia1a or 
ways to retlOJce tbe heat tranafer through the themionic 
converter. Higher powered radiolaotopes probably imply 
ahorter half-lives, so the total energy may not char~e 
greatly. In spite of this, the future for lTC's looks 
good when long missiO'.a are to be considered. as no 
other power source is presently available. 
Ultra Stable Osc1l.lators 
Ultra stable oscillators (USO's) are used to 
control the frequency and timing of all signals in the 
space probe. Kicrowav~ signals are generated by multi-
plying the baoic oscillator Qr some lower frequency 
derivative of it by a series of simple multiplier 
stages. As a result, any phase jitter or frequency 
variation of the U50 is multiplied by the same ratio. 
Thua, tbe purity of the final sigD61 is controlled by 
the lISO. Lower frequencies are usually generated by 
counting the USO frequency down with diglt~l counters. 
The short term stability is most important for the 
transmission of information, while the lnng term sta-
bility is most important for ma1ntaini~g timing of 
sequences of operations and tor guidance and crac~lng. 
High quality USO's maintaln long term stabilities of a 
few parts in 1010 anJ short term st.abUities sever.-l 
orders of m&gnitud~ better. Relstively little ie 
presendy known about the stability at t£·I~eratures 
above lOO·C. In order to detel~ine what might bp. 
possible, seveeal experimental oscillators are being 
designed at JPL for operatiol. at 32s·C. These unitr. 
use s~ecial crystals cut to have a zero temperature 
coefficient at that temperature. The oscillator elec-
tronics is being ~abricated with the standard hybrid 
circuit techniques. Experimental oscillators have 
already been tested at 280·C with off-the-shelf crys-
tals. This circuit op~rated withnut failure during toe 
two-week test period. The stability of crystal oscil-
lators at high temperatures depends not only upon the 
sLability of crystal and its Q, but on the drifts in 
the other electronic components. Clearly, components 
will age faster at high temperatures, and stabilities 
are sure to be poorer than obtained at room temperature 
or with the best over controlled crystal OSCillators. 
Just how much poorer is a question that remains to be 
answered. 
Transmittels 
The measurements of scientific data in a high 
temperature envir"ru..et&~ is of little use unless the 
information can be sent out of the environment. In the 
case of planetary exploration, the only feasible COlll!'lU" 
nications channel is via radio. The choice of wsve-
lengths is dictated by the transparency of the at~o­
sphere, the feas~bility of the antenna structures, the 
availability of receiving equipment, and the background 
nolee level. In the case of Venus, the atmosphere 
~ecomes opaqur in the em r4nge, and a one-way trans-
miuion loss .:Jf 5 dB itt enc<;:mtered for 4 em waves. 
Since Venue has "0 appreciable 1t;nn::pherc, longer wave-
lengths pass freely. The physical ~ize of antennas for 
wavelengths longer than a few mete':s "robably r8lltricts 
the low frequeucy range to 100 MHz. Tl.e ;'adio back-
ground noise is cont=-ibuted by t.hi! the:1II8:. radiation 
from tbe planet and the radiation frO'.l. free space. The 
free space background r~diation becomes smaller as the 
wavelength is shortened, so shorter wavelengthd are 
generally preferred. Therefore, any transmitter ~~ch­
nology that can operata in the frequency rangr from 
100 MHz to 3 GHz is a potential candidate for our 
purposes. If we restrict our study to devi"es that 
could operate above l50·C, we :ind only vacuum tube aod 
GaAs semiconductor ~evices. In the case of varuum 
tubes, there is no reason to believe that a wide variety 
of devices would not work if special precautions were 
taken in fabrication. Included as possibilities would 
be Klystrons, TWT's, and standard ceramic vacuum tubes. 
Of these only the ~:===!c triode vacuum tubes have been 
tested to temperatures of 4S0oc and found usable. A 
small pulsed oscillator is being designed and fabricated 
by r.eneral Electric for testing at JPL. This oscillator 
could be used as a beACon, a simple telemetering de-
vice, or possibly a radar altfmeter. Vacuum tube de-
vices have the potential or operating at either con-
tinuous low power or high peak pulse power, thus they 
are ideal for pulsed radar and beacon applications. 
GaAs transistors are available and provide the 
possibility ~f highEr efficiencies than vacuum tubes, 
since no heater power is requ~red. GaAs transistors 
supplied by Microwave Semiconductor Corporation have 
been tested at JPL tq temperatures as high as 210·C 
for a period of 10 days with no noticeable deteriora-
tion of the S-band performance. Operation of these 
devices to higher temperatures is likely to be possible 
with reduced efficiency. 
Antennas 
Given that a suitable transmitter can be designed 
and fabricated, the power must be radiated to the 
observer. Antennas are passive devices constructed of 
metal and insulators. They must be structurally solid 
enough that the deformations are small compared to the 
scale size of the wavelength. In general, 'he more 
directive the antenna is, the more important is the 
structural integrity. Also important is the resis-
tivity of the metal surfaces at high frequencies, that 
is, the losses in the antenna are contributed by the 
currents flowing near the surface of the metal, there-
fore, since the resistivity increases with temperature, 
the losses viII be larger at high temperatures. 
Exposed antenna surfaces will most likely have to be 
gnld plated to insure that active ga'Jses in the atmo-
sphere will not react with the metal raising the 
resistivity and increaSing the losses. Some antenna 
components employ ferrite devices for switching, isola-
tion, hybrid combiners, and so forth. Many ferrites 
reach their Curie point at fairly low temperatures, 
and devices dependent upon high frequency magnetic 
materials may not be available to the designer. Other-
wise, the antenna system is not considered to be a 
serious problem, hut systems to point it are likely to 
be a greater problem. 
Electromechanical Devices 
Electromechanical devices include such things as 
motors, solenoids, relays, resolvers, synchros, and 
so forth. Transforoers are al~o udually included as 
simple machines even thou:;h Liley do not employ mechan-
ical motion. Both adequte magnetic materials and 
magnet wire exist for fabrication of transformers for 
operation to SOO·C. Transformers have been built for 
even higher temperatures, however, commercial suppliers 
are scarce. Recently, transformers have been built by 
General Magnetics for testing at JPL for temperatures 
to 3S0·C. These transformers have operated for s~veral 
hundred hours at temperatures between 200·C to 300·C. 
As a result, we believe that ele~tromagnetic devices 
of all types can be deSigned. Presently under testing 
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are several transformers and reed switches. High t..-
perature motors were demonstrated by General Electric 
in the 1950's, but apparently this tec~~ology i~s been 
lost. At the present time, few high temperature 
ele('tromechanical c!e"ices c.an be found, but modifica-
tion!> of standard des1&ns should be possible a:lmply by 
substituting h1&h temperature msterials for the stan-
dard materials. 
DeplOyment Devices 
Spacecraft designers have a number of favorite 
devices f~r deploying spacecr~ft systems. Among these 
are various pyrotechnique devices such as exploding 
bolts. hll pyrotechnique materials become increasingly 
unstable as the temperatur~ increases, and the use of 
such devices at high temperatures seems out of the 
question unless insulation or cooling is provided. A 
number of other deployment techniques seem applicable. 
For example, since the temperature increases as we 
enter the planetary atmospheres, various fusable pins 
and plugs can be used to initiate deployment. Pressure 
sensitive d~vices may also be practical. 
Conclusions 
There are many applications requiring high temper-
ature electronics for space exploration. Presently, 
there seems to be no applications requiring systems 
operating above 500·C, where very few electronic com-
ponents continue to operate. A number of important 
missions can be carried out with 300·C electroniCS, 
most interesting would be the low altitude balloon 
studies of the Venus. Even more extraordinary would 
be a low altitude airplane imaging system flying only 
a few hundred meters above the surface. Although it 
may be several years before such missions could be 
considered seriously, a balloon systpm to study the 
Venusian atmosphere at an altitude of 40 km is being 
designed by the French Space Agency and initial studies 
of 300°C electronics are being carried out at JPL for 
a pc.ssible balloon mission near an altitude of 18 km. 
Electronic systems that are required include 
instruments, modulators, ultra stable OSCillators, 
transmitters, power supplies, and power sources. Many 
of these systems would benefit from further work in 
high temperature semiconductors. EspeCially lacking 
are high temperature diode rectifiers and microwave 
transistors. New developments in GaAs and GaP devices 
would greatly aid in simplifying the design of high 
temperature systems. The ultimate SOO·C applicat:.ons 
will require new technology. Further work on SiC 
semiconductors seem appropriate. The irltegrated 
thermionic circuits heing developed by McCormick (1978) 
at Los Alamos Scientific Laboratory coupled with ceramic 
triode transmitters by General Electric could provide 
the basic building blocks for the first entry into the 
area of SOO°C exploration. 
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NEBDS POR HIGH TEMPERATURE ELECTRONICS IN POSSIL ENBRCY PLANTS 
W. W. Hanagan 
Argonne Nationsl Laboratory 
9700 S. Cass Avenue 
Argonne. Illinois 60439 
The purpcse of this paper is to present needs 
for high tempe~ature electronics in fossil energy 
plants by first discussing several case histories 
on applications and second by discussing the 
measur£ment metbods. This will present SOlIe of 
the typical operating conditions encountered in 
addition to temperature as well as the electronic 
requirements of high temperature tranaducers. 
Emphasis will be placed on umaet measurement needs 
as identified in a State--of-the--Art Survey.l 
Process temperatures in synfuels plants have 
wide ranges which may be grouped as follows: 
1. Ambient (-40°C to + 125°C) (solar Vlus 
self heat in enclosures); 
2. 800·P (426°C) limit for ca-bon steel 
piping; 
3. l500-l7000 p (800-925°C) in combustor 
effluents; 
4. 2500-3200°F. in oxygen fed combustors 
and magneto hydrodynamic channels. 
Oil and gas well logging tools encounter 
operating temperatures of 100°-200°C. 
Under sodium viewing and signalling in 
fast breeder reactors can be done at 
400·F (200°C) during loading or shutdown 
conditions. 
Measurement methods include: 
1. Ultrasonic. velocity by time d1ffere~~ . .:! 
and by Doppler effect (using·piezoelectric 
tranaducers) as well as noise vibration, 
erosion and safety related measurements; 
2. Electromagnetic induction. pressure gauges 
and flowmeters; 
3. Capacitive, velocity by cross-correlation 
and present-by-weight solids in two 
phase (slurry) flows. 
All of these, esper-ially the piezoelectric 
and capacitive transducers, may benefit substantially 
by placement of preamplifiers or pulser/receivers 
near the transducers to transmit high level, low 
impedance analog signals or, in the future, fully 
digitized signals. 
Future fossil energy plants will require 
automated control for etficiency, safety and 
environmental acceptability. Electronics and 
transducers capable of operating at and with-
standing temporary high temperatures will be needed. 
~. M. O'Fallon. et al., A Study of the State-of-the-
Art of Instrumentatiryn for Process Control and Safety 
in Large-Scale Coal GasifiCation, Liquefaction, and 
Fluidized-Bed Combustion Systems. Final Report. 
ANL-76-4 (Janusry 1976). 
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8IGH TEMPERATURE ELECTRONICS UTILIZATION 
POR PRBSENT AND FUTURB NUCLEAR INSTRUMENTATION 
M. Marx Il1ntze 
E G & G Idaho, Inc. 
P. O. Box 1625 
Idaho Fall8, ID 83415 
Electronics used in nu~lear instrumentation i8 
col!promiaed by restrictions relative to the environ-
ment (t~rature, radiation, pressure. etc.). 
Electronics. by necessity. must be located at 
considerLble distance8 from the mea8uring p~int. 
There will inevitably be many improvement8 
llade in instrumentation and contro18 because of the 
three-aile-island incident. Improved electronic8 
capability will complement this 8urge for safp.r 
contro18. 
Other areas, such as diagnostic8. will advance 
rapidly as ability to withstand har8h environments 
becolles reslity. The reJllOteness of temperatu~e 
measurement electronic8 significantly reduces 
tiae response. Minimum response tillle in the 
infant controlled fusion plasma diagnoEtics and 
control i9 vital. 
Fluid density measurements would benefit 
from electronics mounted close to a sa- densito-
meter detector. This would improve response time 
and stability. 
In conventil~ nuclear reactor instrument 
applications. a c<mtinuing engineering problem is 
the larg,'! nUlllber of pressure boundary penetrations 
necessary. tlith elt>!:tronics capable of withstanding 
severe environments. th~ nUlllber of penetrations 
could be greatly reduced. 
Fiber optics and elec~r~niC8 together capable 
of resisting temperature alld ~adiation, in the 
nuclear ro.!llctor realm. would greatly enhanc~ 
measurement capability along with reducing 
mechanical cabling and penetration requirements. 
_. 1 J ..... •• -' .' ~-
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HIGH TDtPIRATURE ILlCTROlIC RP.QUIRIMIITS 11 AlROPROPULSI0R stSTDtS 
by Willi .. c. lieberdins .nd J. Anthony Powell 
lational Aeronautic. and Space Admini.tr.tion 
Lewi. "I.arch Center 
Cleveland, Ohio 44135 
This paper diacu •••• the need. for hiah tempera-
ture electronic .nd .l.ctro-optic device. a. they 
would be u.ed on .ircraft enaine. in either relearch 
and devel~nt application., or op.rational applica-
tion.. Th. conclu.ion reached is that the tempera-
ture at which the d.vic •• mu.t be able to function i. 
in the neighborhood of 500· to 6000 C either lor R&D 
or for operational application.. In R&D applications 
the device. mu.t function in thil temperature ranae 
when in the enaine but only for • moder.te period of 
time. On an operational enaine, the reli.bility 
requirement. dictate t~.t the device. be able to be 
burned-in at telDperature •• ianificantly hiaher than 
thos. at which they will function on the enaine. The 
•• jor point .. de i. tilat .emicol.ductor technoloay 
IDU.t be pushed veIl beyond the level at which silicon 
will be able to functi~n. 
Introduction 
The purpose of this paper is to describe the 
needs for high temperature electronic. in the air-
craft engine field. The viewpoint expre.sed i. as 
seen frOID the Lewis Research Center of NASA in liaht 
of the fact that a .. jor element of the Center'. 
mission is to perform b •• ic re.earch and development 
aimed .t improvina aeropropulsion .yst.... This view 
i. also b.sed on diacu •• ions of the topic with many 
other aroup. involved in aeropropulsion both in 
government .nd industry. 
The .. jor areas of research aad development in 
th~ aircr.ft engine field today .re: (1) hiahe= ~uel 
efficiency, (2) gre.ter dur.bility, and (3) reduced 
emission., both a •• eous and acoustic. There i •• 
fourth .. jor .rea of work which i. not tied 10 dir-
ectly with l.boratory rese.rch and development but 
with flying oper.tional engine.. Thi. area is the 
reduction of direct oper.tina cost via reductions in 
the cost of maintenance and improvement. in control 
Iystem.. This may well be the most sianificant moti-
v.tor of .11 when one aets to the bottom line. 
In thil paper we will ende.~r to show that all 
these area. of work, aeparately and toaether, provide 
.trona motivation for development of hiab temper.ture 
electronic and electro-optic devices. 
Requirements for Ground Te.tina of Enaine. 
In thit! .ection we wii' -diacu18 the need for 
hilh temper.ture electroni~. for operation on the hot 
rotating turbine di.k. of lngine. u.ed for re.e.rch 
and .dv.nc.d development. floe ul'lflnt requirement is 
for e aultiplexer oper.tina .t 500· to 6000 C. 
The development of • new .ircr.ft enaine is • 
very lona and expen.ive proce... The proce.s can 
take a. long a. 10 years frOID .t.rt on the drawina 
board to first engine certified to fly. Durina thi. 
proce .... ny prototypes are built for te.ting and 
development purpo.e.. The.e prototype., •• well as 
individu.l enaine cOlDponent., .re operated repeatedly 
in ground te.t facilitiel. For e.ch of the •• te.t 
run. the enaine or component is inltruaented with the 
maximum numb.r of .en.or. po •• ible so that a. lDuch of 
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the delired info~ation II pollible il obtained fro. 
each facility run. Even aftar an enaine il certified 
for fliaht, probleml arile in ita operation on air-
craft, or way. of ~provins it. operational charac-
teristics become apparent 10 that thil teltina pro-
cess continue. well into the u.eful life of an enaine 
model. An example of this is the REPAN proar .. con-
ducted by NASA to modify enaine. like thol. on th. 
DC9 and th@ Boeins 727 to reduce the acoustic noi.e. 
This modei enaine had been in .ervice for .. ny yearl 
but new pressurel aenerated by environmental concer~. 
made it delirable to ao back and redelian parts of it 
for reduced noise emis.ion. Thi. prolraa, by the 
way, led to the improved enaine now on the new 
stretched DC9. 
The net re.ult of all this is that enaine and 
enaine components receive a lot of testina and this 
is a very expensive process. An individu.l new 
ensine c.n cost a few lDillion doll.r. per cop;'. It 
can take the order of tventy of these to come up with 
the first certifiable copy. The co.t to te.r down .n 
enaine, put in new .ensors and wirina, and rebuild 
for another test run 1s frequently upward of a 
quarter million dollsr.. On top of .11 this il the 
f.ct that the cost of perforaina the telt run it.elf 
il .kyrocketins bec.use of the risina cost of ensi~~ 
fuel and test f.cility operatina power. A typical 
enaine te.o; Itand c.pable of altitude fliaht limllla-
tion usel upwards of 50 melaw.tts, 
The.e te.tina cost. provide a tremendous impetus 
toward aettina 88 IIIBny sen.ora on an ensine at one 
time .s poslible in order to reduce the nu.ber of 
rebuilds and test run.. This i •• ccentuated by the 
fact that every rebuild aenerat@s a poI.ible ..... bly 
error whicb on r.re occasion c~n re.ult in catas-
tropbic failur~ causing \os. of enaine and/or part of 
the facility itself. 
What currently lilDits the nu~er of sen.ors 
which can be inst.lled and utilized for one te.t? To 
anlwer this one mu.t look at the current rea.on. for· 
engine R&D. As was mentioned in the Introduction, 
two of the main motive. for R&D are reduced fuel 
consumption, .nd areater durability. In this .re. of 
work, det.iled me •• urement. on the hot rot.ting tur-
bine .re required. The eX8IDple we will dilcu.s i. 
the need for data fraa this turbine, Here is where 
the need for hiah temper.ture electronics .rise •• 
A funda.ent.l law of the~odYDIIDic., the Carnot 
theorem, •• ys th.t are.ter efficiency re.ults from 
hiaher turbine inlet t .. perature. Another fundament-
al law (rel.ted to th.t of Murphy) .ay. that hotter 
rotatina .. chinery i. either les. durable or veiah. 
more. P.rt of tbe proces., then, of pl~ducina !DOre 
efficient and d~r.bIe enaine. i. one of obt.inina 
inforaation .bout the teaperature •• nd .tre •• e. with-
in the turbine to a level of det.il nev.r before 
.ttempted. The level ~f detail needed in • particu-
l.r .ection of the enaine i., in f.ct, proportional 
to the .everity of condition. in th.t aection becau •• 
the marain for error is Ie .. in tl.a.e .,·ctionl where 
the teaperaturel and .tre •• e. are the Ireatelt. Thi. 
le.ds to the need for far IDore data than .ver before 
from the turbine disk. and bl.del. Thi. i. the 
hotte.t p •• ~ of the enaine other than the cOIDbu.tor 
itlelf. In the turbina the temperature. a:e not only 
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very high but they are a180 very non-uniform due to 
cooling flow th :ough 8mall bleed holeH wit~in th > 
blades . 
These very same co nd it ions that make full 
instrumentation of the turbine mandatory slso mak 
reliable instrumentation most difficult. In a tur-
bine to!st of thia type, it is necessary to obtain 
data from the order " f one hundred sensors, like 
thermocouples and strain gages, mounted on the rotat-
ing blades and disk . All these sensors can be 
mounted but routing the leadwork becomes impossible . 
One is faced with routing a few hundred wires down 
from the blades and/or disk to the shaft . From here 
they must be routed through a hole in the hollow 
sh ft out to some transmis.ion device such as a slip 
r ~ ng a.sembly or telemetry device to get the data 
from the rotating shaft to the stativ K.y data han-
dling equipment . The problem is that the hole is too 
small and/or the wires are too thick . If the hole is 
made bigger, the shaft has too little strength and 
its mechanical resonant frequencies begin to lie in 
dang e rous regions . If the wires are made too thin, 
they break either in installation and/or in opera-
tion . Compounding this problem, in full scale engine 
testing, is the fact that there is no t~lemetry sys-
tem available today which is capable of handling all 
these channels of data simultaneously in the severe 
environment where it must be located. 
The current practice is t? bring all the wires 
to the disk but connect only as many as can be 
brought through the shaft. After testing is complete 
with this configuration, the engine is torn down 
solely to allow connecting another batch of the 
wires. This process is repeated maybe three t o five 
times until all the data is obtained . Not only is 
thls a terribly expensive process but by the time you 
ge ~ to the third or fourth reassembly of the engine, 
mn:>!, of the sensors and/or wires ' Iave failed from 
eithe r the rigors of testing or those of disassembly 
an~ 1,sembly . This whole s I tuation is obviously not 
very good . 
What is need ed is electronics which can fu n.ction 
in the e.lvironment in the region of the tl:rbine 
disk. Here the temperatures are in the neighborhood 
of 500· to 600· C and the centripetal accelerations 
are tens of thousands of G's. What is needed most 
urgently is a multiplexer so that all the sensors can 
b£ re3d out d~ring a single test run . Given the 
t.echnolo~y to build the mUltiplexer, the next item of 
interest may be some form of analog to digital con-
verter capable of handling the millivolt level sig-
nals from thermocouples. Additionally, a high tem-
perature telemetry system to send the signals from 
the rotating shaft to a stationa ry receiver would be 
highly desirable. The ideal would be one that 
requires no cooling because getting cooling air flow 
to these regions is not only complex and expensive 
but slso the cooling air flow itself upse.s the con-
ditions in the engine to some exten t. It should be 
noted that the capability for telemetry, multi-
plexing, and analog to digital conversion in this 
environment, except for the high temperatur~, has 
already been demonstrated. 
What we have described here ia the nc~d for 
rugged electronic. to be used at sink temper.ture s of 
about 500· or 600· C. It is moat important that 
these devices work reliably for the order of 50 to 
100 hours at teat conditiona. Thit i. not continuoua 
operat ion, though, becauae typ ic al teat runs laat 
from 2 to 10 hours. Hore will be .. id about n>li-
ability in the next .ection when we deal with the 
problems encountered on enaines that are on " I' ". 
t ional aircraft. 
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Requirements for Operational Engines 
In this section we will develop the needs for 
high temperature electronics on operational engine • . 
Even though wp will arrive at the same temperature 
leve 1 requ i re lent of 500· to bOO· C, it wi 11 be for a 
different rea,on . The functioning temperature level 
of the electronics on an operating engine will be 
about 300· C but reliability will dictate a much 
higher burn-in temperature. 
The m06t significant problem with opera tional 
aircraft engines r~ay is that their direct operating 
costs are too high and getting higher . Certainly the 
rising co~t of fuel is a major contributor to this 
problem. It is the root rea bon for t he R&D aimed at 
reduced fuel consumption . However, fuel costs are 
not the only major constituent of direct operating 
cost . Another major factor i, engine maintenance. 
As the engines become more sophisticated and complex 
in the interest of reduced fuel consumption and lower 
weight, they also become more difficult and costly to 
maintain . This has led to emphasia on greater dur -
ability and to modularization of engine designs. 
Because wc seem to be hammering away at costs so 
hard here. the reader may get the impression that 
theae problems apply primarily to the civilian 
fleet. Not so. The -i litary is also acutely con-
cerned with these cost problems both because of their 
budget constraints and because they are flying the 
latest, most sophisticated engines which have not yet 
developed the maturity and refinement of design tha t 
usually leads ~o reduced maintenance costs. 
How does one kno" when to pull an engine from 
service and tear it do~ for maintenance? The most 
common criterion is that a particular component of 
the engine has operated for a predeterminea number of 
hours or cycles. Another common cri terion which is 
used to determine when to remove 8n engine is that 
the required thrust cannot be achieved without 
exhaust gas temperature exceeding a permissible 
level. This temperature is monitored for just this 
purpose . If this temperature gets too high the tur-
bine life is drastically reduced. There are other 
criteria used for removing an engine such a8 the 
belching of st range looking flames or smoke from the 
tail pipe Or the emission of atypically cacophonous 
sounds and vibrations. Though these will not be 
considered significant for the purposes of this 
paper, they are usually considered urgent in the 
extreme by those aboard the aircraft . 
The approaches to maintenance described above 
are not necessatily cost effective . The fact that an 
engine has operated for a given number of hours or 
cycles says nothing of the conditions under which it 
operated . In the interest of safety, these intervals 
are usually set ,hortc - l han really necessary so that 
maintenance i, frequen •• ) rerformed on an engine that 
really does not need it. Exhaust gas temperature is 
only a very gross i~dicator of health so that the 
en!pne ""y be in <ore nee e! of maintenance before this 
criteri~~ domands ;t . An alternative al'proach, which 
has ~e~' tried with some instances of success, is an 
engine ID 7 14' oring .ystem . The ideal monitoring sys-
tem waul 'J ... nn the engine. It should collect data 
on selec c . ~ ' niine parameters and process this data 
to a f · .." c"" i,dicates whether the engine needa 
mainl ,8n ' ., ~i. nt s to the component needing t he 
m~ ''lt ) ",,'O! . a.ld, perhaps, specifies what lIIIIintenance 
is ;'Ice(ie" . Sucb a sy.tem, coupled with the modular-
irj nf modern engine •• will ~llow rapid acce •• to the 
P~r~. nee~in~ repair or replacement based on actual 
performance data. However, the modularity require-
ment dictate. that at leaat aome of the electronic. 
required for engine monitoring be located on the 
engine . 1 
The need for .uch an engine condition monitoring 
aystem leada rather directly to thp need for high 
i , 
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temperature electronics. The devicea needed here are 
for aenaor aignal conditioning, aignal transmiaaion, 
and a _nitoring computer. Compared with the re-
quirement di6cuaaed in the previous .ection on ground 
teating needa, the device requirements dictated by 
thia .anitoring ayatea at firat appear to be quite 
benign. There are far fewer senaora nee~~d. They 
are probably not in the rotating envirollllll!nt. The 
aignal conditioning, tranamiaaion, and computing 
equipment will not be located right in the very 
hot teat parta of the engine but on the outaide casing 
.oaewhere where the temperaturep are lower. C~reful 
conaideration of thia ayetem, though, leada to the 
conclusion that the requirements may well be as 
difficult to aatiafy. 
The operating temperature requirements for this 
_nitoring ayatem usually come out to be about 3000 C 
for hieP performance military aircraft or the possi-
ble future aupersonic transport. 2 Thia temperature 
is set by the fact that the coldest air available at 
maximum speed and altitude is at what is called ram 
air temperature or total tempp.rsture st these flight 
conditions. Every other available fluid temperature, 
.except that of the fuel, is higher. Fuel cooling of 
the electronics is now being used in some cases but 
it is very undesirable from the st-ndpoint of com-
plexity, weight, and leak potential. Thus 3000 to 
4000 C aeems a reasonable target for flight engine 
monitoring devices. Thia level does not seem very 
aevere until one considers the problem of reliability. 
Wh@reas, in the previous section we came up with 
operating time requirements of about 100 houra, in 
the flight monitoring system we need thousands of 
hours of absolutely trouble free operation. The 
primary reason for this is that you will not reduce 
maintenance cost if your monitoring system fails. 
Failure of the monitoring system will result in 
either premature engine repair or in monitoring sys-
tem repair or, rar worse than these, the indication 
that the engine is healthy when it is not. This 
leads to the inescapable conclusion that very high 
reliability is needed. 
Common practice for achieving high system reli-
ability for a liven functional temperature i. to use 
components that have been burned-in at a significant-
ly higher temperature in order to weed out potential 
failures. The higher the burn-in temperature, the 
shorter the burn-in must be to weed out the b .. ,j 
parts. An acceptable burn-in temperature would be 
about the same as the temperature required for ground 
test applications discussed earlier. 
A further requirement on operational engines 
arises from the need for more s~phisticated engine 
cont~ol systems. This is b~ing pursued by going to 
all electronic controls. These controls are required 
in order to achieve peak performance with high effi-
ciency, long life, and safety. Requirements for 
modularity. flight aafety, and combat survivability 
dictate that this conCrol system be located on the 
engine. 2 This puts it also in an environment like 
that discussed for the monitoring system. Indeed the 
control computer may also be the monitoring com-
puter. Thus, engine control requirements result in 
about the same environmental and reliability needs 
for electronic devices as do those 'of the monitoring 
system. 
We should point out here that there is also a 
need for optic and electro-optic devices to operate 
on the engine. This need arises primarily in mili-
tary aircraft. Fiber-optic, rather than electronic 
cable, tranami88ion of data from place to place on 
the aircraft brings the significant advantages of 
enhanced freedom from electromagnetic interference 
and the ability to send data over mUltiple path~ 
without incurring the weight penalties of mUltiple 
el~ctronic cable.. Since much of the data orilinate. 
on the engine, at least some of the electro-optic 
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devices and fiber optic bundles will reside on the 
~~ine and therefore have to operate reliably in the 
.ame ther.al environment as the monitoring and con-
trol electronics. 
To sua.ariae thia aection, the needs of opera-
tional aircraft engine IaOnitoring and cont~ol dictate 
electronic and electro-optic devices capable of very 
high reliability while operating at teaperatures not 
too much higher than 3000 C. This reliability re-
quirement, we believe, will require burn-in at the 
SOO· to 6000 C temperature level. 
Concluding Remarks 
In thia paper we have diacuased the needa for 
high teaperatur~ electronics and electro-optics a. 
they would be used aD aircraft enaines in research. 
development, and ~~eration. The concluaion reached 
is that the tempersture at which the devicea muat be 
able to function is about the s .. e either for R&D or 
for operational applications though the reasons for 
arriving at this estimated temper.~ture are quite 
different. In R&D applicationa the devices muat 
(unction at this temperature when in th~ engine but 
only for a moderate period of time. On an operation-
al engine, the reliability requirements dictate that 
the devices be able to be burned-in at temperatures 
significantly higher than those at which they will 
function on the engine. 
We have been purposely vague in defining the 
temperature goal as being around 5000 to 6000 C 
becsuse there are arguments for a goal a hundred 
degrees above and below this temperature range. The 
major point to be made is that we muat push well 
beyond the level at which silicoo will be able to 
function. 
~3 a final thought, we would like to say that 
all of this constitutes the justification needed to 
get support for a program aimed at high temperature 
electronics. It probably oas little to do with the 
most significant future applications of these de-
vices. They are presently unknown. Consider the 
~riginal justifications for developing integrated 
circuits. They were to enable email, low power cir-
cuitry for spacecraft applicationa. As it has turned 
out, they were indeed useful for these purposes but 
these uses have proved to be of trivial impact on 
society relative to the other, more mundane uses to 
which they are now being applied. At Lewis we had a 
high temperature electronics program going in the 
!~~p. 60's and ~arly 70's aimed at the needs of 
nuclear power systems for spacecraft. When taat was 
no longer supported the elec~ronics program went down 
the tubes with it. Now we are starting up essen-
tially the same program for completely different 
reasons. We cannot help but feel that high tempera-
ture electronics will indeed have wide application 
not only t~ the areas discussed at this conference 
but also tc far more important areas which we just do 
not have the vision to predict. 
References 
1. Avionics, Controls 6 Human Factors TechnololY Plan, 
Volume II - Program Elements Descriptions. 
NASA, Office of Aeronautics and Space Tech-
nology, 1979. 
2. High Teaperature ElectronicQ Technology, Phase I. 
R80AEC212, Genera 1. IUec tric Aircraf t Lng ine 
Group. 1980. 
Page intentionally left blank 
-t 
- J £ 
PRBSEN'l' AND FtJ'1'URB NBBDS IN HIGH TBIIPBRA'l'URE BLBC'l'ROHICS 
FOR THE WELL LOGGING INDUSTRY 
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Introduction 
'ftle eCOllOllic and political conditions which have 
increased the cost of fossil fuels alOll9 with challlJes 
in goverlllll8nt regulations which have provided the in-
centive to produce hydrocarbons frOll depths greater 
than 15.000 feet. has encouraged the oil exploration 
industry to drill to depths not previously considered 
eoonClllically producible. This increased drilling 
activity has placed more demands upon the well logging 
servir.a companies to provide a wide range of logging 
and completion services for wells with bottCIII hole tem-
peratures greater chan 200·C and pressures in excess of 
20.000 psi. An example of this type of activity is 
along the u.s. Gulf Coast. which has a high geothermal 
gradient that can produce ~ratures as high as 2S0·C 
at depths of only 18.000 feet. 
Standard downhole tools for well logging measure-
~ents are typically rated for an environment of l7S·C 
ambient temperature and pressure of 20.000 pSil • The 
ability to l.oq the higher temperature wells has gener-
ally been limited to engineering develoraental tools or 
tools in which the electronics section is housed in 
insulating dewar flasks with heat sink ccapounds ca-
pable of maintaining component temperatures below 
l50·C. The limitation in power available frOll portable 
power units has limited the use of thermoelectric units 
for cooling. 
The Challenge 
Deep welle with temperatures and pressures above 
the limi ts of the standard tools have been considered 
as curiosities and very limited in number; thus. the 
use of special tools prepared and operated by engineer-
ing personnel. although ex~ensive. was acceptable. 
However. as deep pays have been proven and the econ Dic 
incentive to produce these wells has increased. the 
~unt of deep exploration activity has significantly 
increased. The lO9ging service companies have found it 
necessary to develop tools that can be accurately run 
by field personnel and which give reliable performance 
for several hundred hours at temperatures greater than 
200·C. 
Not only has the deep well put more severe tem-
perature requirements on the tools. but ~ need to 
reduce expensive drilling rig downtown has dictated 
tt.at a mDber of different tools be run in CCIIIbination 
on a single 1099ing run. 'ftIis need has increased the 
complexity of the tools by requiring extensive analO9 
signal conditioning. as well as the addition of a digi-
tal cOlllDunications syntem to tranBlllit the large lIIIIOuntS 
of sensor data to the surface over the limited number 
of lines available in the l09ging cable. 
Increased COIIIPlexity in the tool electronics would 
normally mean an increase in the tool length since 
drill8':i hole limitations restrict the I118Xmum tool di-
ameter. However, to reduce tool string length and 
weight. emphasis is placed on elimination of flasks and 
the miniaturizat.ion of electronics through the use of 
medium and large scale integrated circuits and the com-
bination of ICs and discrete components into hybrid 
microcircuits. 
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It is this requireaent that forces the well log-
9ir4 tool designer to design for reliable 'Operation st 
high teqJerature and to put as IlUch circuitry as pos-
sible into the _11 space available. '1'0 meet this 
need the designer IlUSt have a wide rBnCJe of selllicon-
ductors. passive electronic .xJIIIPODente. and dielectric 
materials coumercially available. The key point bare 
is ·c~cial availability· such that tools can be 
desiga.ed and then manufactured in sufficient quB'Ititiee 
to support the expanding field requirements. 
A successful high temperature logging tool is a 
CCIIIbination of various mechanical and electronic ccm-
ponents with special consideration required in the 
application of metals. elastomers. cables. pressure 
seals, feed thrua. as well as electronic OQIIIPOD8nts. 
The following limited discussion addresses only a 
seqment of this - the electronic COIIIPOnente. 
The Cc!JII!Onents 
Functional Blocks 
'ftIe preferred component for a d~~le logging 
tool is actually a functional block. either monolithic 
or hybrid. which integrates a complete schematic block 
into a single package characterized and tested for high 
t8q>erature operation. This allows lIIIlXiDIum utilization 
of available space in the pressure sealed housinq and 
gives added assurance that the system will function 
properly after assembly. The other major contribution 
of the functional block integration is the improved 
reliability obtained with component prescreening and 
reduced number of packages with the resulting fewer 
interconnects. 
SOllIe types of electronic functions which are uti-
lized and needed for downhole tools include t~e follow-
ing: 
1. Voltage Requlators - linear and S\ ~t;ching 
2. Precision Voltaqe Reference 
3. Instrumentation Amplifier with lOOdB CMRR 
4. D to A and A to D, 12 Bit Converters 
5. Wide Bandwidth Operational Amplifier with tempera-
ture stable bandwidth and offset 
6. Precision Colllparator 
7. High current, Wide Band Linear Driver 
8. rhase Sensitive Detector 
9. FET Swi tch and Driver with low leakage and ON 
resistance 
10. Sample and Hold 
11. Logic family 
12. Crystal Controlled Oscillator 
13. V to F Converter 
I 
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Preferred specifications at 200·c for the functions 
listed would be the SU18 as for better parts presently 
available at l2S·C. Operation with _e specification 
deqradation to 2S0·C would be acceptable. 
Relays in downhole tools are kept to a minimum, 
but if lIIlQe more reliable, would be used. A holding 
relay which dissipates power only when actua~ is 
desirable. At least a DPD'l', crystal can size relay with 
self-wiping contacts for dry circuit to one amp 10llCls 
is needed. More poles and IIIIUlller Bize ('1'0-5) would be 
a bonus. 
'!'b'aistor 
SCRa capable of switching up to 35 amps of current 
and blocking SOO volts with less than 2.5 milliamps 
leakage at 2S0·C are needed for power control and con-
trol of capacitor discharge. 
~ 
With many of the radiation 1099ing tools requiring 
high voltages, there is a particular need for rectifiers 
with reverse breakdown volt&ges greater than 3000 volts 
at leakage currents less than 25 IDicroamps at 2S0·C. 
It is expected that GaP devices might fill this require-
ment, but they have r_ined as laboratory specimens 
rather than commercial catalO9 items. 
capacitors 
capacitors with the low dissipation factor of Tef-
lon (0.5') over telalperature, the TC of NPO Cerillllic 
(+ 30 ppm/·C) and a high volumetric efficiency are 
needed. capacitors with these characteristics are 
.:eeded particularly for applications such as active 
filters and sample and hold circuits. Althouqh Ruby 
Mica offers the low dissipation factor and high tempera-
ture opuation, its TC exceeds the desired !,30 ppm. 
Resistors 
Fixed resistors using metal films have operated 
satisfactorily up to 250·C and beyond, but a trimmer 
potentiaaeter is needed that will maintain its setting 
over this same range of taDperature. Since thick film 
resistive elements on ceramic are suitable for high 
temperature, the major factor in obtaining such a device 
is in the m~chanical design of the contact and drive 
mechanism to maintain the preciSB setting over such a 
wide temperature range. 
Although selection of fixed resistors to compensate 
for circuit variations is an obvious alternative, it 
gives considerable difficulty in field calibration and 
alignment. 
Magnetics 
Inductor and transformer design with existing ma-
terials has ,'lowed for operation up to 200·C for some 
time. Operation above this tempera lure for extended 
periods awaits the development of more stable magnetic 
materials and higher taDperature wire insulation. 
Al though the designer can rSlOVe trensformers frau most 
small signal circuitry, the need for power transformers 
for low loss conversion of downhole supply power is 
still important. 
Dielectric Materials 
In several types of logging tools, there is a need 
to fatricate portions of the tool frau a dielectric 
mater; al to pemit the transmission of electric fields 
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or to isolate an ellF:ctrode frau an adjacent conductive 
housing. For ter.,eratures up to 200·C this hu bean 
accollpli.1hod b', USB of epoxy/poly1m1de glus laminate 
beca\\se ot it-s mechanical strength and its abiUty to 
be lIIIC"hlneci to precise dimension in any shape. 'lbe 
epoxies presently used begin to deteriorate r~idly 
with storage at teq.eratures ~ve 200·C so n_ mate-
rials are needed to extend this capability. 
Conclusion 
New develosaents and increased vendor interest in 
high taaperature electronics have definitel! improved 
the availability of ~nents for hostile environment 
equipment. '1'h1s paper has attempted to show that the 
market continues to expand and opportunities exi .. t for 
the continued growth of coamercial products in well 
1Q99ing servicps. 
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Thin fib tecbnololY baa been vell-established 
.. a viable anr: nec .... ry part of mod.rn Ilicroel.c-
tronic.. bt6ndins the tecbllololY of thiD films for 
11M at hiab taperature. has required the develoJIII8Dt 
of new materiala aod proc .... s iD order to .et the 
required .lectrical .~cificationa at elevated t..-
peratures. By developlDa thin fUa components for 
htah taperuure applications such a. geothemal well-
1088iDg. aircraft ena1ne instru.otatioa. aDd nuclear 
reactor .an1toring. it will be possible to provide 
hiab circuit density and improved relisbility. 
One of the .. jor objectives in developlDa thiD 
fila materisl. and processes has been to ensure that 
they would b. fully compatible with .tandard silicon 
integrated circuit technology. This would lead to 
the ability to adapt on. or IDre of the process.s in-
to existing processing liDes with a1Dtawa disturbance. 
the passive components aust also be compatible with 
hybrid circuit fabrication and. if possible. Inte-
grated Tbermionic Circuits. 
Research and development work at The University 
of Arizona has been directed toward resistors. capa-
citors. and interconnect metalizations. The use of 
Low Pressure Chemical Vapor Deposition (LPCVD) has 
been used in material development and component fab-
rication. This is a major departure from the stan-
dard thin filii deposition _thod of sputtering and 
thermal evaporation. LPCVD by its very nature is a 
process which allows the passive components to be 
fabricated at tellperature higher than their highest 
required operating temperature. 
The deposition of thin films by LPCVD is acc~ 
plished by reacting one or more gases on tbe surface 
of a heated substrate. The I18jor components of an 
LPDVD reactor are illustrated in Figure 1. 
s,..-
Conv-olll------
Cold wol1 LPCVO Reoo~or 
Figure 1. Pictoral representation of tbe I18jor in-
ternal components of the LPCVD reactor. 
The substrates to bp coated are placed on the 
graphite ausceptor and then loaded iDto the center of 
the qusrtz reaction tube. IF power i. appli.d to the 
coil on the outside of the reactior tube which in turn 
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it coupled into tbs graphite aU8~eptor causing it to 
beat. Taperatun of the .usceptor i ..... ured with 
a type-l thermocoupl •• 
The vaCUUII PU1IP i. a special chea1cal-grade roup. 
ins PUlll' d.signed to withstand the PlIIIPiD,R of corrosive 
gase.. Prior to the application of IF power. tb. at-
mospheric pre •• un is reduced to the pres.ure lillit of 
the pap; the carrier RIl. is turned on, aDd tbe pre.-
sure .. t. Pr ... ure. of several torr or 1.s8 
are typical, with carrier flow rate. of 0.1 to 2.0 
liters/Pdn. Nitrogen, bydrogen and helid are typical 
carrier gases. These are controlled with ... s flow 
controllers and the pre.sure is continuously monitored 
with a capacitive manometer. 
Kate~1al selection is of prtaary importance in 
designing high temperature passive components. All of 
the I18terial. IlUSt have the desired electrical proper-
ties. and they IlUSt also have compatible mechanical 
properties including coefficient of expansion, stress, 
and adherence. Without the required mechanical proper-
ties, the components would not survive long enouab to 
test. A group of materials that can be deposited by 
LPCVD and which also are electrically, chemically, and 
mechanically well-matched are: 
(1) Tungsten 
(1) Tungsten-.ilicon 
(3) Silicon nitride 
Substrate I18terials are equslly important for the same 
reasons; the two substrates recommended are: 
(1) Oxidized silicon ·wafers 
(2) Sapphire. 
The reactions to form the materials are: 
WF6 + 382 .. W + 6BF 
WF 6 + S1B4 + B2 .. W - Si + BF 
3SiB4 + 4NB3 .. Si3N4 + l2B2 
Not oo1y must the materials be compatible, but so aJ.u 
must the depOSition reactions at elevated teaperatures 
so chat the depOsition of one material does not destro" 
the previously deposited thin film layers. 
Delineation of the materialF i& accomplished with 
standard equipment and processes used in silicon IC 
fabrication. The thin fil.a can be etched by wet chem-
ical etches, or by pIa ... etching. Negative photore-
sist has been used since the developers for positive 
photoresists are basic and therefore tend to etch the 
tungsten. 
£pecifications for thin film resistors required 
stable oper~:!~ ~o 5000 C. with t~rature coefficien~ 
of re.istanc~ (TCR) less than 50 ppal C. over the entire 
temperatuee ~ange. The .. terial .elected for the re-
sistors was ~ungsten-silicon deposited by LPCVD. !be 
c~~r8c~erlst1cs of the tungsten-.ilicon can be adjusted 
to lIIee,: th .. requirements of high temperature operation, 
stability, and low fCR. 
Tungsten-silicon i. grown f~ the reaction of 
tungsten bexafluoride, silicone, and hy~rogen: 
The ratio of tungsten to silicon can be varied. The 
TCll can be made both positive or negaUve depending on 
~ 
I 
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the pruce •• parametera used. Figure 2 i. a reai.tance 
vs. temperature curve for a W-Si reaiatol . Typical re-
sistivity of the tungstel. silicon used for the resill-
tors is 2,500 ~O .cm. Sheet resis tors range from 50 to 
1000 010 and TCR values from -50 to 50 ppm/oC. The 
process ia compatible with sili con IC fabrication and 
t ~in film capacitor proceaa a. 
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Figure 2: Resistance versus temperature curve for a 
W- Sl thin film res istor TCR - +6 ppm/oC . 
The thi n film capacitors are designed to operate 
from room temperature to 3500 C. and to fill the need 
for hi gh temperature capacitor with capacitance up to 
0.1 uFo We rk volta ge is specified at two points : 
(1) 50 WVDC at 250 C, 
(2) 20 WVDC at 3500 C. 
With a 20-volt bias appl i ed acrOSB a capacitor 
at 3500 C. , the DC resistance must be greater than 
1 x 107 O. 
Dissipation fac tor is required t o be less than 
0.010 at 1 KHz. over the above tempera t ur e range. 
Capacitors are parallel plate structures us i ng 
oxidized s il icon wa fers as substratea;however. sapphi r e 
could be used. A c ross- sec t i on is i l lus t r n ed in 
Figure 3. 
SILlCOll S:1ISTlATIi 
Figure 3: Crclla- aection of thin fila capacitor . 
Tungaten ia ulled for the parallel plate 
elet trodea. and .ilicon nitride 1a uaed for 
t he dielectric layer and t he paaaivation . 
All materials with the exception of th~ al-
uaiaua bondin; psda are depoait~d by LPCVD . 
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The lectrodea are tungsten nd the dielectric layer 
and pssllivat i on are silicon nitrid Bonding pad II are 
thermally evap crated aluminum. 
With LPCVO depoaition of the layers. pinhole prob-
1 s in th nitride have not b en encountered. and it 
has therefore been possible to fllbricate capacitors 
with several square centimetera area. Typical capaci-
tance is 0.02 ~F/cm.2; areas as large aa 4 em. have 
been used. 
The relative dielectric conlltant of the silicon 
nitride ia 8 . 6 and the diaaipation factor due aolely 
to the silicon nitride ia 0.0002. Forlarge vslue ca-
pacitors , the 8erie8 resistance term becomes the domi-
nant fac tor in increaaing the dissipstion factor. The 
total dissipation factor is generally less thsn 0.003 
at 3500 C. and 2.0 KHz . 
In order t o meet the DC r esi s tance requi rements. 
t is necessary that the sil i con nitride have very low 
, ~nduc tiv1ty. The conductivity ia a function of both 
he temperature and the applied electric field so both 
NSt be considered when designint s capecitor. Capac-
itors which were fabricated exhibited a tempe=aturp co-
efficient of capacitance ot approximatel : +70 pp~/oc.; 
a typi cal capac itance-temperature relationahip ia whown 
in Figure 4 . 
2. 9 ,.......---,----,--~---r--..., 
2.8 
... 
. 
~ 
t 2.7 
u 
« 
.. 
~ 
2.6 
2 ,J 
10) 200 )00 400 
Firure 4: Capacitdnce as a func t ion of t emper a t ure 
for a thi n fllm capacitor. 
The processing needed to form high t emperatur e 
capaci tor s ' ith ar eas up to 4.0 cm. 2 and capacltau~t 
va'ues to 0.1 ~F has been d~velop~d to t he point ~here 
it can be tranaferr~d to commercial production. 
Table I IIhows the salient featurea of the procesa. 
By extending the use of t he LPCVD tungaten , inter-
connec t a between passive components can be formed. If 
the tungs t en is deposi t ed directly over t h aurface of 
3 silicon wafer that haa been processed to th point 
where it is ready for the metalllzUiDn . tungsten can 
be substituted for the noraal aluainua inte r connect 
metaUizlltion. 
Aluminum as an interconnect .atal on ailicon inte-
grated cirCUits haa a number of problema when high cur-
rent denaities and high operating temperaturea are 
preaent. Under theae conditions, Flectra.in=a ion 
of the alu.1nU8 can occur, cauaint the phyaical trans-
port of aUicon out of ·the contact regions of the sili-
con. 
TABLE I 
111GB TEMPERATURE CAPACITOR MANUFAC'l1JRtNG PROCESS 
1. LPCVD TUNGSTEN - 2.000 A. 
2. PIlOTOLITIIOGllAPBY'.OTTOM ELECTRODE 
3. LPCVD - Si3N4 (3500 A) POl.LO'lED BY LPCVD TUNGSTEN (2000 A, TOP ELECTRIIDE) 
4. PBOTOLI'i'IIOGRAPHY - TOP ELECTRODE 
5. LPCVD - Si3N4 (1.000 A, PASSIVATION) AND LPCVD TUNGSTEN (2.000 A, USED AS ETCH MASK) 
6. PHOTOLITHOGRAPHY - CONTACT WINDOWS IN TUNGSTEN ETCH MASK. 
7. ETCH Si3N4 
8. PHOTOLITBOCllAPHY - Rm«)VE ETCH MASK 
9. ALUMINlIH COHTACT EVAPORATION 
10. PHOTOLITHOGRAPHY - ALUMINUM CONTACTS. 
11. TEST. 
Failure of the loterconnect then occurs; the failure 
rate is accelerated as the tellperature is increased. 
Failure can also OCCl·· tMlcause of poor step coverage 
of the alUllinum used in silicon IC. Tapered re8ions 
10 the interconnects often form in the bottom of the 
steps durlog the deposition process. 
Tungsten was investigated as a possible material 
for use with high temperature silicon IC to avoid the 
problem of premature failure of the metallization at 
elevated temperaturea. 
The contact regions between the tungsten loter-
eODDect and the sUtcon must f01'1ll ohlll1c contacta. 
Thia vas investigated as a f'mction of silicon doping, 
process para.eters 1n the t'mgsten deposition and t .... 
perature. Ohldc contacts were formed 1n both n- and 
p- type silicon for phosphorus doping levels of 4 x 
1018 cII.-3 to 5 x 1020 em.-3 and boron levels of 2 x 
1017 em.-3 to 1.0 x 102 0 ca.-3• The ohldc character-
istic of the contact 1a seen in the lin&ar I-V rela-
tionship for a 10 1111 l': 10 1111 contact ahown 1n Fleure 5. 
1.0 
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Figure 5: I-V curves for ohmic contacts to n- and p-
type stlicon. The solid line represents tungsten met-
allization. and for the comp.rison, the dashed line is 
for an aluminum/ailicon contact to n-type material. 
Tests for electromigration were made using two 
metallization strips; each strip was 10 1111 wide and 
O.J 1111 thick. They were designed so that the current 
could be injected into or brought out of the tungsten 
through a silicon contact or through the tungsten alone. 
One strip vas deslgnedto traverse .51111 of oxidp. strips. 
The contact resistance between the silicon and tungsten 
could alia b~ monitored separately. 
No evidence of electromigration was seen in the 
tungsten at current densities of 4 x 106 A/cm. 2 for 72 
hours. Tests were run at substrate temperature from 
250 C. to 3000 C. The actual tP.llperature of the inter-
connect was soMeWhat higher due to the power dissipated 
by t~ :~st current. 
t:r. ·.tical current densities (current density at 
point of interconnect failure) were 4.5 x 106 A/cm. 2for 
Si3Nb passivated tungaten, and 5.7 x 106 A/cm. 2 for 
hy? 0 en-annealed tungsten • 
SEM microphotographs of the tungsten over oxide 
steps indicated excellent step coverage. No failures 
due to exceeding the critical current dens1t.es occur-
red 10 the step regionA. 
Schottky diedes were also formed between the tung-
sten and the silicon vafer; however, they were leaky. 
It 18 DOW felt that the leakage current vas the result 
of improper diode design rather than an inherent prob-
lem in foradng good Schottky diodes between silicon and 
LPCVD tungsten. 
This work was sponsored by Depara-nt of tnergy. 
Division of Geothermal Energy. 
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DEVELOPMENT OF AN 11000, CAPACITOR. 
Robert E. Stapleton 
Panelvision Corporatior. 
265 Kappa Drive 
Pittsburgh, PA 15238 
SUMMARY 
The feasibility of developing a high 
tempexature capacitor for 11000F operatiun 
whicl: is as small and light as conventional 
capacitors for normal operating temperatures 
is discus.ed in this paper. 
Pyrolyic boron nitri~e (PBN) was select-
ed for the dielectric after evaluating three 
other candidate materials at temperatures up 
to 11000,. paN capacitors were made by slic-
ing and lapping material from thick blocks 
and then sputtering thin film electrodes. 
These capaCitors had breakdown strengths of 
7,000 volts per mil and a diSSipation factor 
of less than 0.001 at 11000,. 
Additional processing improvements were 
made after testing a multi-layer or s~cked 
PBN capacitor for 1,000 hours at 1100 F. 
Sputter etching the wafers before depositing 
electrodes resulted in a 2-3 fold reduction 
in dissipation factor. A sputtered boron 
nitride film applied to the outer electrode 
surfaces produced a more stable capacitor. 
This data will be presented together with a 
design for a 0.1 pP capacitor and a summary 
of paN wafer fabrication costs. 
~ODUCTION 
Capacitors were one of the electrical 
components that limited the operating temper-
atures in the advanced electric power systems 
being developed for spacecraft in the 1960s. 
As electric power requirements in spacecraft 
increase, the amount of power lost as heat 
also increases. This heat must be removed to 
keep temperatures from building up beyond the 
operating limits of the electrical compo-
nents. Specially deSigned mica capacitors 
were available for 7500, operation ?ut these 
devices were larger and heavier than standard 
units. In order to bul.'r'I a higher tempera-
ture-lightweight capacit~:, a better die-
lectric was needed. 
MATERIAL ;;ELECTION 
At least ten ~ifferent dielectric mater-
ials were considereci initially as candidates 
for a high temperature capacitor. From pub-
lished data, four likely materials were sel-
ected for test: Single crystal A1203, poly-
crystalline A1203' hot pressed BeO and pyre-
lytiC! boron nitride (Pyrolytic boron nitride, 
formed by a chemical depositlon process at 
36000" is a denser and purer material than 
compressed and sintered boron nitride). 
Wafers were sliced from blocks or pieces of 
the candidate mate) '!'als and then lapped and 
polished. Since capa~itance varies inversely 
as the thickness of the dielec~ric material, 
th4 wafers were made as thin a_ practicabl~. 
The thinne~t wafers were produced from pyro-
lytic boron nitride (paN). This material is 
2~ 
soft (Moh's scale-2) and less brittle. It 
was found that paw could be lapped into flex-
ible, pin-hole free wafers as thin as 0.0004 
inches from thick blocks of starting material 
(1) • 
After careful cleaning, thin film elec-
trodes of platinum - 20% rhodium were applied 
by DC triode sputtering. Glass masks were 
used for pattern definition. A small test 
furnace was built to fit inside an 18-inch 
glass bell jar Lna t was pumped to the test 
pressure of 1-4 x 10-7 'I'orr with a liquid 
nitrogen trapped diffusion pump. Elec-
trical. te2ts of the single wafer capac}.tors 
in vacuum at tP.mperatur~s up to 11000, 
showed that pyrolyic boron nitride was by 
far the best material. The dissipation 
factor of PBN capacitors was less than 
0.001, 10 to 100 times better than that of 
c~pacitors made from the other candidate 
materials dS shown in Figure 1. 
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Figure 1. Comparison of. Dil58ipation Factor 
Versus Temperature for Candidate 
Purity Materials. 
Figure 2 shows that the change in ~apacitance 
from room temperature to 11000F was minus 1.7 
percent compared wi th plus 10 percent for 
single crystal A1203' The measured DC break-
down voltage was 7,000 volts per mil for a 
0.001 inch PBN capac ~.tor at 1l00Op, compared 
to 1800 volts per mil for the closest com-
peting mat~rial (single crystal A1203)' 
.. 
;c 
!': 
.. 
< 
-
&: 
U 
~ 
.. 
;:; 
< ~ 
u 
-
L: 
u 
~ 
U 
. 14 
_12 
-10 
•• 
., 
+4 
· 2 
'-ALUlUHUH OXIDE 
(SINCU: CltYS~I\L) 
PYRO LYTIC BORON NITRIDE 
Figure 2. Change in Capacitance From Room 
Temperature to 11000p for Candi-
date Materials . 
PYROLYTIC BORON NITRIDE CAPACITORS 
To obtain higher capac itance units, 
individual PBN capacitor wafers wp.xe shaped, 
electroded with sputtered pIa Unum and stack-
ed. Actual capacitor wafers (rectangular and 
round with tabs) are shown in Figure 3. 
Figure 3. Photograph of Rectangular PBN 
Capacitor Wafers and tabbed 0 . 750-inch 
diameter wafers. 
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The platinum sputtering targets were posi-
tioned on OFPosite sides of a wafer. The 
wafer was clamped between two glase masks as 
shown in Figure 4 so that both surfaces of 
Figure 4. Glass masks used for sputtering 
electrodes on tabbed wafers. 
the wafer were coated at the same time in-
cluding the conducti ng path around each tab . 
By properly orienting the tabbed wafer s, 
alternate electrodes are connected together 
as shown in Figure 5. The total mea~ured 
capacitanc e of each stack is then the sum of 
the capacitances of all wafers. 
TOP SURfACE eonOM SURfACE 
WAfER NO. I I'!!I'I' WAfER NO . 2 C, • OJ  ) b' • 9 
WAfER NO • • C. i J 
WAfER NO. 5 Ci i 9 
PARALLEL INIIRCOHNECTIOH SCIOIE 
Figure 5. A Five- Layer Stacked Capacitor 
Showing Tabbed ~afers and Electrv~e 
Geometr i es and Electrode Orienta-
tion Necessary for Paral} : 
Electrical Interconnec i on . 
TABLE 1 
Pyrolytic Boron Ni~ide Capacitor Compared with Lower-Temperature Capacitors· 
Capacitance 
DC Maximum Capacitance Volumetric Change from Dissipation 
Capacitor Working Operating per Unit Volume 
()IF lin. 3) 
Efficienc1 Room Temp. Factor Type Voltage Temp. (Op) ()IF-V lin. ) to At 1 kHz 
Metallized 600 200 0.S4 320 2000F,+l% 0.00 2 at 2000f" Polycarbonate 
Teflon, Foil 200 400 0.64 127 400Op,-4\ 0.001 at 4000F Electrodes 
Mica ISO 7S0 0.13 19 7S0"F, -4\ 0.02 at 7500f (conunercial) 
Mica 2S0 900 0.03 8 9000F,-2S% 0.10 at 9000F (experimental) 
Pyrolytic SOO to 0.8 to 1.74 400 to 1740 400Op,-0.5% 0.001 at 4000p Boron Nitride 1000 1100 (uncased) (uncased) llOO'T, -17% 0.003 ~t 11000F (S-wafer stack) 
·Values are typical for the general types of dielectric systems indicated. 
Electrode thickness is negligible (about 
0.00001 inch) making the total stac~ height 
essentially the sum of the thicknesses of the 
PBN wafers. This construction produces high-
er capacitance per unit volume than L~at of 
other capacitor types, and also considerably 
higher volumetric efficiency. These and 
other qualities are compared in Table 1 for 
a PBN capacitor and several commercial 
capacitors. 
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A S wafer PBN capacitor was life ~ested 
at 11000F in vacuum for a total of 1120 hours 
at a DC voltage stress up to 1 ,000 volts per 
mil. Figure 6 shows the change in dissipa-
tion factor and capacitance as functions of 
time and increasing voltage. Note, however , 
that a more rapid change in capacitance 
occurred at 477 hours which corresponds to 
an increase in energizing voltage from 7S0 
to 1,000 volts per mil . Subsequent analysis 
showed that these changes were probably due 
to a slight separation of electrodes from the 
wafer surfaces in the stacked capacitor. 
FABRICATION IMPROVEMENTS 
Two methods Wtre developed to improve the 
electrode adherence on PBN wafers in a 
stacked capacitor. The first mechod was to 
RF sputter etch (texturize) bot~ surfaces of 
a PBN wafer just prior to depositing elec -
trodes. This treatment produced an ultra 
clean surface ~ nd electrode adhearance values 
greater than 1,000 psi. A 2-3 fold reduction 
in dissipation factor was an unexpected bonus 
compared to capacitors made without etching. 
The reduction in dissipation factor is attri-
bu t ed to the removal of mechanically disturbed 
surface layers produced during final lapping . 
About 3,000 angstroms was removed from each 
surface of a PBN wafer by sputter etching. 
Removal of additional material had a negli-
g i ble affect on dissipation factor. 
The second impcovement was to deposit a 
dif f usion barrier layer over the outer sur-
faces of each electrode to prevent inter-
electrode bonding in a stacked capacitor. 
Boron nitr i de was RF s?uttered from a PBN 
target using a glass mask to protect the 
contact tabs. About 500 angstroms of boron 
nitride was deposited on each electrode at 
70 angstroms per minute. 
A three wafer capacitor was tested that 
incorporated these improvements (spu tter 
etching and BN barrier layers). Figure 7 
compar es the rate of change in capacitance 
Page intentionally left blank 
, 14."#· ·~-----=====~~===~--~.====~-~--'-'---~--"~--~.~-~--------~ 
I 
~ 
!" 
t 
f 
t 
r 
r j 
t 
f 
., 
! 
I I 
~. I I 
I 
I 
HIGH-TEMPBRATURE ItBAS1JIBMBRTS OF Q-PACTOR II ROTATED l-ctIT QUARTZ IBSORATORS* 
t. J. Prita 
Saodia Natioul Laboratoriest 
Albuquerque. I. }I. 87185 
~ Q-factora of piezoelectric reaonators fab-
ricated fro. DAtural aDd srotaetic quartz with a 340 
rotated l-cut orientation have been _sured at t __ 
perature. up to 3250C. The synthetic .. terial. which 
va. purified by electroly.ia. retains a hlah enough Q 
to be suitable.for hlah-t.,.rature pressure-trana-
ducer application8. vlaer ... t~ natural qusrtz 18 
ace.alvely 108SY above'" 200 C for this application. 
The present results are ca.pared to results obtained 
previously on AT-cut re80DAtors. 
Introduction 
Quartz-resonator pressure transducers are beiDa 
developed at Saod~ Natioul Laboratories for high-
teaperature (It: 300 C) applicationa in geotechnology 
aress. 1 Areas of particulsr interest 1Dc:lude survey-
ing of geotheraal and deep oil aad gas resources. In 
order for a cry8tal reaooator to be used as a pressure 
gange. the effect of t.,.rature changes on the re8-
onator frequency .at be ainiaized c_pared to the 
preasure-1ndw:ed frequency ahift. Thus it 1& desirable 
to use a resonator des1p that is t8llperature-C:OIIpen-
sated to as high a dearee as possible over the tea-
perature range of intereat. Plate resonators operating 
in the thickness shear aode are generally utilized in 
teaperature-co.pensated appUcationa, as they have 
turnover points in their frequency vs teaperature 
characteristics. This aeans that the derivative 
df/d'l (f • frequency, T • teaperature) is zero at BOae 
approprs-te teaperature. For applications around 
200-300 C. a rotated X-cut orientation of the resonator 
plate has been shown to be aore suitable than other 
teaperature-coapensated orientations because it 
exhibits a lover curvature of f (T) at the turnover 
point. z 1'be g_try of the rotated X-cut plate is 
shown in Pla. 1. Here a rotation angle of e • ]40 is 
sbown, as this is the IlI1Ile that provides cOllpensation 
in the teaperature range of intereat. 
z' 
'\ 
x 
, 
, 
, 
z ROTATED 
X-CUT 
QUARTZ 
Fig. 1. tllustration of the 340 rotated X-c:ut 
orientation used for teaperature-compensated 
pressure gauge applications. 
A ao:'e detailed description of the pressure gauge 
being developed can be found in Ret. 1. 
Although the rotated X-c:ut orientation haa been 
found to be optt.ua fro. the viewp~int of its frequency 
V8 temperature and pressure characteristics. there are 
00 dats in the litersture on the Q-factor of resonators 
with this orientation. For stable and reliable gauge 
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operation it 1& neee.aary to have • Q of ever '" lOS for 
all operatiDa taperature •• I It 1& IauMt fro. previour 
writ on quaru that the Q depead. on a maber of factors 
1Dc:lucliDa cr,.talUne orit.lltation. &rowth cODdittcm. 
(DAtural or synthetic). ...ple preparation. and the 
auaber and type of defects pre.ent. The present wrk 
va. UDdertaken to cbaracterue the teaperature depen-
dent Q-factor Gf rotated I:-c:ut quartz reaooators 
fabricated both fro. natural aDd sYIlthetic (electrol-
pold) _ter1al. 
E!pe!:laents 
Pour ....,le. were .tudied in the present iaves-
tigati;m: tw natural quartz ... ple. frOll BoffIIaD aDd 
two synthetic quartz ... plea fro. Sawyer. The Sawyer 
.. terial was electrically swept (electrolyzed) at 
Sandia. PlaDo-coovelt re8ODlltora with deposited Au 
electrodes wre fabricated and. tben IIOUIlted in her-
_tically sealed cans. The saaples _re heated in a 
tube furnace. and care was taken to stabilue the 
telllJlerature before taltiDg each Q ae.asurement. 
The simple apparatus used for the Q aessur_ts 
is shown in Fig. 2. 
TEST APPARATUS 
Iynthesizer 
relOnator 
volt.eter I-...... --t 
-. 
Fig. 2. Apparatus used for Q lDeasurements 
The output of a frequency sythesuer is used to excite 
the resonator and is simultaneously applied to the 
reference terainal of a vector voltaeter. Current flow 
through the resonator is aonitrred via a current 
viewing resistor, the voltage across which is applied 
to the signal input of the volt_ter. To ensure that 
the resonator is excited by a low impedance source. the 
output of the synthesizer is shunted by the resistor 
shown" to the left of the reaunator in the draviDg. 
With this arrangeaent the voltaeter lDeasures the complex 
adaittance of the resonator. Provided that the res-
onance is sufficiently strong. the width (at the half 
power points) of the resonance 1& the difference of the 
frequencies f45 and f-45 Where the current and volt~ge 
"Ilre + 450 out of phase.' POI' the resonators used in 
the present work, the resonances were soaevbat weaker 
than expected under ideal coaditions. Because of this. 
it proved bDpractical to ~8Ure Q values below about 
5 x la' readily, as doing so would have required a 
PC., •. """'~M"" .N ,4 ,¥ 4(" ' 
point-by-point tractna out of the resonance circle in 
the coaplex adaittance plane.' 
All tlla data rresented in this paper were obtained 
at the tbird overtone (f l1li3 HIla) of tbe resonators. 
Resonator data are typically obta1ned at the fiftb 
baramic. 'but for the present devices tbe tbird har-
_ic eabibited a higher Q and a stronaer resonance 
than did the fUth. 
Results 
Typical data sbov1Ds tbe .t..,.rature-~uCed 
sbUt in re80ndDce frequency for a e • 34.0 rotated 
X-cut reaonator at a~8pheric pressure are shown in 
Pia. 3. 
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I 
I 
! 
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'Fig. 3. 
-.. I-PSi lhih 
• • 
Fractional change in resonant frequency vs. 
temperature for a (contoured) rotated X-cut 
resonator. 
Also shown in this figure is the magnitude of the 
frequency shift produced by a pressure incrgas~ of 
100 psi for an actual pressure gauge at 275 e. Foro 
the resonator measured, the turnover point is at 300 e, 
compared to the value of 2200e expected frOID the data 
in Ref. 2. The shift in turnover point is believed due 
to the resonators in the present work being slightly 
contoured whereas the previous work pertains to flat 
plates. 
Typical data for Q as a function of temperature 
are shown 18 Fig. 4. The quantity actually plotted .~ 
the 109S Q-l (on a logarithmic scale), as is conven-
tional. The upper curve is for the natural (unswept) 
material. For this sample there is a loss peak at ~ 700e and a rapid increase of loss with temperature 
above 2oooe. As llentioned above, it was not convenient 
with the sl8ple apparatus utilized to measure values of 
Q saleh lower than 5 x 10'. However it was observed 
that the loss did continue to increase with increasing 
a temperature up to 300 e. 
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-1 Typical data for acoustic loss Q up to 
325
0
e. Data were taken at 3 KHz (3d harmonic). 
Data obtained for a sample of synthetic swept 
quartz are shown in the bottom part of Fig. 4. The 
dramatic 1mp~OV_t due to the electrolytic purUi-
cation is f.Jnae..iiately apparent. Sinee the Q is IIOre 
than 2.5 x 105 ,~er the entire range of temperature, 
it appears that .~ynthetic swept quartz is SUitable for 
pressure gauge ap.,lications. Data obtained on the 
other sample of swept synthetic material are s18ilar to 
those shown in Fig. 4. An l8portant point to mention 
with regard to the present data is that the actual 
intrinsic Q of the swept synthetic material may he 
higher than the data indicate. This is because the 
resonators were plated and the resulting stresses may 
dOliinate the loss for hiah Qual1tl quartz. Previous 
workers have noUcf!ci this effect, and for reliable 
measurements of Q ~ 106 it is oidvisable to drive the 
resonator by capacitive coupling across a gap. 
Discussion 
It is of interest to compare the present results 
with those obtained in previous studies of resonator 
loss as a funct~on ~f temperature. Host of the 
previous work in this area has been done on AT-cut 
thickness shear resonators. The extensive early work 
that was done has heen reviewed by Fraser,' who discus-
ses in detail the effer 's .,f impurities, radiation, and 
electrical sweeping or. the ~~perature dependent 
acoustic loss. Nowt~k and StanleyS have given a group-
theoretical analYSis of dielectric and acoustic re-
laxation in quartz and have used the results tc 
'nterpret data in the literature. 
FrOID symmetry considerations, NOvick and Stanley 
have argued that all pure shear mode deformations will 
couple to relaxational normal .ades transfor.1na 
according to tbP. doubly degenerate E represlDtation of 
the crystalline point group (D,). Since the AT-cut 
thickness shear mode involves a pure shear deformation, 
and since the rotated X-cut thickness shear mode is 
very nearly a pure shear .ade,2 one would expect sl8-
ilar anelasUc behavior for the two different ori-
entations. Of course, the magnitudes af the anelaatic 
i 
relaxations cannot be deduced from s,...try argu.8nts. 
Nonetheless. it is DOt particularly surprizing that 
the data of FiB. 4 are IOIIewhat ai.ilar to previously 
publiahed data on AT-cut.reaonetors fabricated from 
natural and swept-synthetic quartz. 
The previous work" 5 on aneJilfltic 1088 in quartz 
reaonetors has led to a partial UDderstandiDg of the 
relation between various iapurities in the seaples and 
the various loss peaks observed. Unfortunately. the 
behavior at low ta.perature ia better understood than 
at biBb t_perature. All quartz. natural or aynthetic. 
containa a significant nllllber (~ 5 p .. ) of aluminum 
(A1'+) iapurities wbicb substitute for silicon in the 
lattice. These defsc.ts are charge-cOllpensated by 
alkali ions (Na+. u+ or ~ at interstitial positions 
adjacent to tbe At. Compensation by protons is also 
possible. The IIOtion of the interstitial ion _ong 
equivalent positions in response to the acoustic stress 
is an taportant aechani_ for producing acoustic loss. 
Careful electrolytic sweepiDg can r8llOVe the alkali 
1apurities. and it ia beUeved that protons or, in 
certain cues. holes prOVide charge compensation 
of the At H. Water may also be incorporated into the 
quartz lattice (eg during growth) by replaCing a 
Si-o-5i bridge with two Si-o-R structures. 
For uatural quartz the rapid rise in loss above 
200
0
C as seen in FiB. 4 is believed due to alkali dif-
fusion in response to the applied stress. ReJIIOval of 
alkalis by electrolysis is necessary to reduce this 
source of loss. The loss peak shown at '\, 700 C in 
FiB. 4 may be of the same origin as a siJlli1ar peak 
observed in natural Brazilian o~aline quartz and in 
fast z-grovth synthetic quartz. It appears to be 
associated with OR bonds. 
The data for synthetic quartz in FiB. 4 do not 
show any evidence of acoustic loss peaka. The previous 
work on AT-cut resonators has shown that loss peaks 
usually are observed. but that they are quite weak. It 
appears that the background loss due to electroding and 
lIOuoting may have obscured ,.ny small loss peaks in 
the present measureJllents. 
Conclusions 
Two main conclusions may be drawn from the present 
work. The first is that the acoustical loss properties 
of rotated ~-cut resonators appear siJllilar to those 
of the widely studied AT-c:ut. Thus most past 
experience on AT-cut resonators may provide a 
valuable guide in designing devices using the rotated 
X-cut. The second conclusion is that electrolytically 
swept synthetic quartz appears to have sufficiently 
hiBh Q for pressure gauge applications, whereas 
natural quartz is unsuitable for teJllperatures above 
'\, 200oC. 
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Introduction 
&ad Ptli are .hon in ,iaur 1. At 37SoC there b DO 
eDhanc_ent of the diffUlion between ai &ad Ti(V). Thia Aa part of the la.,,'1 hip taaperature electronicI 
proar_. hip taaperature barrier -tallizatioDi were 
"'ealed ad telted for I2L ~d CMOa applicatioDl.
o 
Life 
telts vere accelerated to 375 C in view of the -55 C to 
+300 C taaperature ranee eltablilhed for eo,ine-located 
electronicl without fuel coolin,. 
I 
, .. 
.. 
The sold-refractory -talliaatioDl evaluated wer~ 
Au-TlV-Ptai. Au-TiW/Ti02/TiW-Ptai 'aDd Au-TiWCI)-ptai. 
Thele .. tallAzation 1,Itaaa were theraally annealed to 
at le .. t 375 C for up to 250 hourI. The critical ra-
quiraaent for .table diffUlion barrier it the TiW arain 
liu. 8u11 arai! (2501-5OoX) fil .. were oblened to be 
• table up tl' 375 C. DepodtiOD to TiV diffulion barrier 
in the pre,"nce of ollJlen ad nitro,en aho re.ult. in 
aD effective diffUlion barrier. Life teat. at 3400c up 
to 100 hourI have been c~leted. 
~I 
.. 
> ~ 
~ 
.. 
IE 
.. 
IAJ II-WITlI-AII 
usOe M HRS. 
.. 
.2 
ASS profile. of the PtSi iadicatel lo.e penetration 
by the TiV. In the cue of ptai/TiV interface. the re-
di.tribution of oZJ,en ~urther pal.ivate. the I,.t .. by 
forain,a Ti02 layer at the interface. Characterization 
of I2L devicel lubjected to 3400 c anneals will al.o be 
presented. 
o 300 
SPUTTERING nME (MINI 
181 Sl°rWITlI-Au 
High Teaperature Metallizationa 
The Au-TiV Syst_ 
Previous investigationa l - 3 oa the interdiffusion 
and reliability of AJ-refractory fil .. used ia devices 
have ae,lected "Iubltrate" effects. It i. recognized 
that the luhltrate can be a very active -_ber of dif-
fUlioa couples which .. y ia __ y ca.el accelerate deara-
dation observed in the SOld conductor and r~fractory barrier. 
In "Ielsia, the hip t-perature reliability of 
Au-TiCv) fil .. for high t-perature applicatioDi. we 
co.pare the role that 3 different intervening layers on 
.ilicon lubstrates play in the stability of the.e metal-
lizationa. These layers are PtSi, Si02 and Si3
1
4
• Each 
of the layers have. OD occa.ioD, heeD incorporated iD 
KPTS. The Si3lf4 it used for passivation and the PtSi 
layer is used a8 the ohmic CODtact. 
Table I su..arizel the deposition conditions, giv-
iDg fil_ thickne ••• 'puttp.r target. eub.trate tempera-
ture and film characteristic •• 
TABLE 1 
Depo.itioD Coaditiona for S .. ll Grain Size 
,:iW Diffusion Barriers 
PUm Thicknes. 
IF Sputtered 
Subltrate T_perature 
"siltivity of TiV 
Grain Size 
1200X - lSOOX 
TiO•3 WO•7 Target 
1200 C 
77 1I n-~ 
250 - 7S0X 
The differencel ia the Ti(W) reaction with Si, Si0
2 
5 Au ~ 1.0 " I ; \ 
... 
> .. 
5 
oJ .2 
... 
IE 
m;Oe MHRS 
WITi, 
-l/Si 
TI A 
, , "-40 80 10 100 120 140 180 
.. UTTERING TIME (MINI 
Ie) 
80 
SI-PISi-WCnl-Au 
mOe :It HRS 
110 _ 
Pigure 1. Diffusion profilelof the TiV diffusion 
hlrrier. eA) Silicoa .ubstrate, (I) R~02/Si 
substrate, eC) PtSi/Si 
i ... expected fro. the diffusivitie. of the,e IYltaas 
which is of the order of 10-20 ~Iec. ~!kevi.e. the 
iaterdiffUlioa effecty are .ini .. 1 between Si0
2 
and 
TieW) at this t_perature. However, whea the layer il 
PtSi, it act ... a 10urce and ~in~ tor SilicoD ato.. 
relultina in the outdiffusion of Si i~t? the refractory 
fila. The _ount of Si detected in the Ti(V) fila il 
not latilfactorily explained fraa a lolid lolubilitJ 
arau-eat. Ibe.a re.ult. -are. vith our pr.Yloua wark 
witb Ta oa Si .... tai .. 41 witb Blaha'. work witb vai
2 
fonatioa oa .tai-Si .uNtrat... Ibe e ••••• Uicoa i. 
the Til will r •• ult ia a r.fractory .ilicide fo~tioa 
at Mah.r t_peratur... Our coadueioa, to elat., h 
that the e-Til .y.t_ vith .. U paia til le .table 
up to 375 c. 
The o.ld./!ittide A •• i.ted Diffueioa Barri.r. 
The depoeitloa of Til ia the pr .... ce of 0lrJl.a 
overpre •• ur. or altropa baa beea detenia.d to iaprove 
the overall the~l .tability of the TiV diffusioa bar-
der. AD overpre •• ure of 10-3 Torr of olrJlc:a or altro-
sea ... used ia each ca.e re.ulti .. ia Tit .. i .. Ditricle 
4 5 pee.ivatioa of the Til graiD boundarie •• ' Siac. t~ 
pr'-rJ diffueiOll _cbaai_ et t_perature. below 500 C 
b araia bouaelar, diffueioa, ~he fonatioD of TiR at 
the TiV graia bouaclariu iallibite eipificaat graiD 
bouaelades up to 4500 C. The Au-liV(TiR)-.tSi .yet_ 
... fUUDd to be .table up to 450 C ... ~ ia Table II, 
where the at. % Si ... Au detected ia the built of the 
T~ bJ eaeraJ diepereive z-uy .. alyeie is .-.rhed. 
TABLE II 
Bvaluatioa of the TiW(TiR) Diffusion Barrier 
up to 4~oC 
ADDeal T_perature 
<100 bra) 
300°C 
340°C 
350°, 
40tlc 
450°C 
at. % ai at. % Au 
Detected ia TiV(!iR) 
RD 
1.1 
1.8 
2.5 
4.2 
BD 
1.0 
2.0 
3.0 
6.5 
Bow~ve~, e~ 450°C, the sipificant obaervetioD ie that 
SilicoD w .. not obeerved ia the Au overla~= thua ahow-
i .. the overall atability of TiV~TiR) .. a diffuaion 
barrier. 
1~ Teat El-.:nta Vith Au-TiW HetalliutioD8 
AI part of the Bevy'a Bigb Teaperature BlectroDica 
a custca 12L -tallhation te.t ... k aet baa been pro-
c .. aed using the Au-TiW-'tSi ay.t_. The te.t ... It 
include. a n .. ber of different te.t el_eat. which are 
ai_d et deteraiDing delip coDBtrainta OD OEC COD-
tacta, aetal width .. 41 a,.cing. Alao included are 1,.-
_tricel cell 12L logic gatel .. 41 ring olcillatorl. The 
iDitial telt relultl look proaiaiD~ in that 2 of 6 (8%) 
of tbe olciUator. failed withia ~"5 houra. A total of 
.iI: olcillatora have now reached ,,00 bourG witb no 
failurel. Thue telte are cODth.:.!D' .. 41 additional 
ref in_eat. to the aetalliaatior. will be incorporated 
in"tbe 12L device. to be proce8ll.~d ia the future. 
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Abstract - In this paper we prMent the initial 
results of work on a new class of semiconductor metal-
izations which appear to bold great premise as primary 
aetall1zations and diffusion barriers for high-tempera 
ature device appl1cu.tions. These metallizations consist 
of sputter-deposited films of high-Tg amorphous-metal 
alloys which (primarily because of the abaence of grain 
boundaries) exhibit exceptiolllllly CJOOd corrosion-resis-
tance and low diffusion coefficients. Amorphous films 
of the alloys Ni-Nb. Ni-Mo, w-Si, and Mo-Si have been 
deposited on Si. GaAs, GaP, and various insulating sub-
strates. The films adhere extraaely well to the 1JUb-
stral:es and l:8Dain amorphous during thermal cycling to 
at least SOO·C. Rutherford Backscattering (RSS) and 
Auger Electron Spectroscopy (AES) measuraaents indicate 
atomic diffussivities in the 10-19 em2/S range at 4S0·C. 
INTRODUCTION 
One of the IIIOst difficult problems associated with 
the desi'ln of semiconductor devices intended for high-
temperature operation is that of findinq a suitable 
metallization systemfor pr~viding contacts to the semi-
conductor. Typical difficulties which limit the life-
time of semiconductor devicl!S at high temperature in-
clude, (1) altered electrical behavior caused by inter-
diffusion of metal and semiconductor; (2) dimensional 
changes or embrittlement caused by compound formation. 
or qr4in-growth; and (3) catastrophic metallization 
failure due to electromi'lration. These must be consid-
ered as intrinsic failure modes in the sense that, while 
they may V'lry in absolute and relative importame from 
one system to another. they must 3lways be present to 
SOllIe extent. FurtheDDOre. all of these failure modes 
involve diffusive transport within and/or among the 
metal and semiconductor layers. and increase rc-u'lhly 
exponentially with increasing temperature. The desiqn 
of high-temperaturemetallizat..tons. therefore. necessar-
ily involves a search for means to impede atomic diffu-
sion within the met-.u.-semiconciuctor system. The IIIOst 
common approach to the problem ot limiting diffusion 
between dissimilar materials involves the use of inter-
vening metallization layers which are intended to act 
as diffusion barri.ers. A well-known example is provided 
by the Ti-Pt-Au metallization which is usad in the 
"Beam-Lead" technology [1.2]. This metallization (on 
Si) has survived brief stress-tests at over 400·C. but 
deqrades rapidly at all temperatures above 3S0"C [2]. 
Similar results ar.: obtained with many other diffusion 
barriers [3]. The reason for the failure of convention-
al passive diffusion barriers is simple. but has only 
recently become well-recognized, Dif!usive transport 
in polycrystalline thin-films is dominated by diffusion 
along 'lrain boundaries and dislocations at all realist-
ic operatin'l temperatures (4]. The barrier layer can-
not be fully effective if it is. itself. a thin, poly-
crystalline film. Nicolet has recently given a compre-
hensive review of thin-film diffusion barriers [3], in 
which the importance of 'lrain-boundary diffusion is 
hi'lhli'lhted. In addition to reviewing the shortcomings 
of traditional diffusion barriers. Nicolet discusses 
IIIOre SOph1. ticated concepts includinq "stuffed barriers" 
(!n which the 'lrain boundary paths are blocked by suit-
able impurities) and "theDDOdynamically stable" barriers 
(which utilize stoichiometric compound barriers such as 
transition metal nitrides or borides). In the present 
paper, we present an alternative approach to the desi'ln 
of high-tanper;\ture metallizations. We propose the use 
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of sputtered II1I/Orphous metal films, either .. prbluy 
metallizations, or as thin diffusion-barrier layers be-
tween conventional polycrystalline films. 
Amorphous metallizations are easily pro4uced by 
sputterinq fEOlllvarious transition-metal and transition-
metal/metallOid alloys. ~ noted above, most of the in-
herent reliability probl_ of conventional metalliza-
tions are associated with polycrystallinity and atomic 
motion. In aJIOrpbous metals, there are 110 qrain botlnd-
aries or dislocations, and diffusive transport is thus 
detenained by bulk diffusion coefficients (5,6). As a 
consequence, diffusive transport in aIIIOrphous metal 
films can be orders of maqllitude slower than in poly-
crystalli~ films of comparable oomposition. It is 
primarily for this reason that we believe aJIIOrphous 
metal films constitute an interestinq new class of ma-
terials for semiconductor metallization applications. 
Materials Sel >etion 
If amorphous films are to be useful in the pr0-
posed applications, it is necessary that they remain 
amorphous at the desired operatin'l temperatures. Typ-
ically, the time constant for crystallization is of the 
order of l.i 1 bour at the 'llass transition temperature, 
Tq, and extrapolates to several years at T ~ 0.85 Tg 
(5,6]. We have therefore focused on alloys havinq known 
or predicted Tg values of ~ SOO"C. Donald and Davies 
[7] have discussed various factors which promote 'llass-
forming ability and hi'lh T'l values, and bave published 
several useful tables of known glass-formin'l composi-
tions. After ... ·,nsideration of the factors discussed by 
these authors. we selected the Ni-Nb, Ni-Mo, Mo-Si, and 
W-Si systems for investigation. A full discussion of 
our selection criteria has been 'liven elsewhere [8]. 
The substrate requirements for successful vapor 
deposition of amorphous metals are easily satisfi~-a by 
allllOst any crystalline or amorphous solid. 'l'he main 
requirement is that the substrate surface remain a.t a 
temperature well below Tg during deposition. This, in 
turn, requires that the substrate have a thermal con-
ductivity adequate for rapid transfer of the heat-of-
condensation to a heat sink. The fact that amorphous 
metals have been deposited successfully on such notably 
poor thermal conductors as pyrex (0 ~ 0.01 watts/em"lt) 
leaves little doubt that all ~n semiconductors (0 ~ 
0.1 watts/em"lt) will provide adequate heat-sinking and 
be useable as substrates. Most of the work reported 
here was done using single-crystal Si substrates, al-
though fully amorphous films have aUo been obtained on 
GaAs, GaP, A.t203 , 'llass, mica, Cu, and At substrates. 
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Film Preparation 
Amorphous metal films were deposited by RF sput-
terinq using a Varian 980 diffusion-pumped sputtering 
system. This system uses a split circular cathode, 9" 
in diameter, with a 3 1/2" "athode-to-substrate spac-
ing. In order to sputter alloys of Uni'Ci:iD caaposition, 
1/4" thick base cathodes of either Ni or si were par-
tially covered by 10 mil foil masks of Nb, Mo, or w, 
having uniform distributions of holes to expose an ap-
propriate fraction of the base cathode. In initial 
work, the exposed areas of base-cathode and foil were 
approximately equal. For each of the four alloy-sys-
tems studied, the area ratios were subsequently ad-
I 
I 
I 
jWlted to achieve the desired film C'C'4llposition usinq 
feedback from 4nnealing studies and electron-beam mi-
croprobe _aaurements. -4 
Sputtering was dOl~e USil'lcl ~2 x 10 Torr Ar pres-
aure at a total RF power of SlkW. Under thaae condi-
tions the deposition rate was -typically ... 3000Almin. 
In order to provide a deposit which was eufficiently 
thick for X-Ray diffraction and electro~ microprobe 
.... urements, a standard sputterinq time of 30.0 min. 
was used. Thus, most of our films were approximately 
1 \l1li thick. compositional uniformity was found to be 
typically to.5 AU over a 1/4" x 3/4" sample area. 
Routine Characterization 
The aa-deposited films were routinely character-
ized as to .,sI\aaion, film-thickness (stylus measure-
mente), composition (electron belll\l microprobe meaaure-
mente), structural order (X-Ray diffraction measure-
_nte) and electrical resistivity (4-point probe mr.asure-
mente). For semiconductor metallization applications, 
the adhesion and resistivity results are of particular 
interest: We find that the films adhere extremely well 
to the semiconductor substrates and are very resistant 
to scratching. No flaking or wrinkling was observed 
on any of these films in the as-deposited state, nor 
after thermal cyclinq between -200 and +500·C. SEN ex-
amination shows the surfaces to be smooth and feature-
less. Typical room-temperature resistivity values ob-
tained for the as-deposited films are as follows: 
AlloY COmposition p(}illcm) Rs(O/Q 
Ni-Nb 55-60 AUNi 200-230 2.0-2.3 
Ni-No 55 AU Ni 110-130 1.1-1. 3 
No-si 60 AU No 160-200 1.6-2.0 
W-Si 90 AU W 140-150 1.4-1.5 
The sheet resistance values given in COL 4 are scaled 
to a film thickness of l~. As expected, the resistivi-
ties of the amorphous films are somewhat higher than 
the resistivities of corresponding polycrystalline films 
(typically a factor of -S higher), but sheet resistances 
of the order of 1 !'ltD are perfectly acceptable for many 
device applications. For those applications in which 
these resistivities are excessive, it may be possible 
to overcoat the amorphous metal with a layer of Au or 
Cu to provide a lower-resistance metallization. 
Annealing and Crystallization 
As the crystallization of a.~rphous me~~q is con-
trolled by kinetic factors, any experiment.d value of 
the crystallization temperature. T~, dep"Jnds on the 
time-scale of the experiment. Fortunately, the charac-
teristic time for crystallization is an extremely strong 
function of temperature, so that rea~nable estimates 
of the maximum "operating temperatures" of amorphous 
metallizations can be obtained using re!stively brief 
anneals. The results reported here were obtained by 
annealinq the samples for one hour in evacuated quartz 
ampoules which also contained a small slug of Ti for 
gettering. 
In order to determine the one-hour crystallization 
temperature of a gi',en alloy composition, the followinq 
sequence was followed: The first anneal was performed 
at 400·C, after which the slllllple was removed from its 
lllllpoule for examination by X-Ray Diffraction (XRD). If 
there was evidence of crystallinity, the sputter-mask 
was altered to .chieve a different alloy compo~ition. 
(Crystallization tempezatures below 400·C are of no in-
terest at the present time). If there was no evidence 
of crystallization, the same sample was resealed in an 
ampoule and annealed at 500·C for 1 hour. This proce-
dure was repeated at 100· tncrements until crystalliza-
tion was detected. A new ~ample from the same batch 
-----_ ... -._-_ .. --_ .. __ . 
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was then annealed at the penultimate t_perature, meaa-
ured for crystallinity, and reannealed at successively 
higher temperatures usinq 50·e incrementa. Finally, a 
third sample was used to find Tc to wi thin 2Soe. 
Figure 1 shows a sequence of typical XR:) scans for 
initially UIOrphous Ni-No films ("";5' Ni). It is some-
what difficult to judqe whether or IIDt ... ll features 
on the amorphous peak correspund to the early staqes of 
crystallization. Massive crystallization, however, is 
uraistakably evidenced by the appearance of numerous 
sharp diffraction peaks. Theae COIIIDente are illustrat-
ed in Fig. 1 by the 600°C and 650°C traces: After an-
nealinq at 600°C, small blllllpa are seen at 28 • 39· and 
45· • These features are reproducible, and apparently 
indicate a small volllllle-fraction of crystallites in an 
amorphous _trix. After the 650·C anneal, the 390 peak 
is quite strong, but the 45· peak is eithp.r missing or 
t 
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Figure 1. 
60OC, lh 
6SOC, lh W 
X-Rai ~iffractometer scans of an initially 
amorp~us film of Ni-No after lh anneals at 
successivelY higher temperat·..res. 
split into several peaks. It appears likely that the 
path of ~rystallization in the Ni-No system is complex, 
involving ini:ermediate phases. Similar effects are 
seen in the other alloys as well. TEN investigations 
are planned for exploration "f the crystallization 
mechanisms • 
The results of the annealing studies to date are 
as follows: 
AlloY Composition TO(·C) Tl (OC) 
1) Ni-Nb 55 AU Ni 500 550 
2) Ni-Nb 57 AU Ni 575 600 
3) Ni-i-Io 55 AU Ni 525 550 
4) Ni-No 65 AU Ni 550 600 
5) No-Si 60 AU No 550 600 
6) W-Si 90 AU W (Partially crystalline 
as deposited) 
The temperaturl' TO is the highest l-hour annealinq 
temperature at which no evidence of crystallinity has 
been observed. Tl is the lowest l-hour annealing tem-
perature at which some evidence of crystallinity has 
been observed. The w-si alloys deposited to date have 
contained a small volume-fraction of microcrystalline 
phase in a predominantly amorphous matrix. FUrther re-
fin .. ent of t t'", ,"," ,lposition is required. Nevertheless 
.. will be .: ".,", 1n the next section, the larqely am-
orphous W-si tilms still function as effective diffu-
sion barriers. 
Diffusion 
The diffusion of Au in amorphous metal films is of 
great practical interest because Au is widely used in 
multilayer metallizations and bonding wires for slllli-
conductor devices. Au is alao a prime candidate for use 
as an overlayer to reduce metallization resistances. 
Au was ion-implanted into an amorphous Ni-Nb film 
which was subsequently annealed and measured by Ruther-
ford Backscattering (RSS) to monitor any Au diffasion 
:(11. The amorphous film was deposited on a single-
crystal Si substrate to a thickness of l)J, and was com-
posed of 56.5 AU Ni, 43.5 AU Nb. Th.. implanted Au 
profile was Gaussian, with a peak oncentration of 3.3 
x 1020 em-3 occurring ,"""oaK below ~e surface, and a 
"full width at half maximum" of 300A. since a Gaussian 
profile rllll8ins Gaussian during diffusion, it is 
straightforward to deduce diffusiun coefficients from 
the half-widths of fitted Gaussian curves. Figure 2 
shows a comparison of the Au profiles after 0.5 hours 
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Figure 2. Comparison of the ion-implanted ;';; profiles 
after anneals of 30 minutes and 35 hours at 
450oC, illustrating the extremely low rate 
of diffusion of Au in amorphous Ni-Nb atthis 
temperature. The profile change C'an only be 
disc££ned by fitting Gaussian curves to the 
data. 
and 35 hours of annealing at 450o~. Analysis of these 
and similar profiles obtained for longer annealinq times 
qives a diffussivity of D '" E: 1O-19cm2/sec for Au in 
this alloy at 450oC. Note that: (1) D ~ 10-18 cm2/s im-
plies that an Au atom would require roughly 300 years 
to diffuse a cistance of 1\11 ,!lnd (2) the annealing tem-
perature of 450°C is very Mar the estimated glass-
transition temperature for this film: The one-hour 
crystallizatlC'n temperature for films of this composi-
tion is in th~ neighborhood of Tc ~ 550 oC, and Tg must 
be ~ Tc' Thus, our anneal t_perature of 45 °C is 
~.88 Tg • Rutherford Backscattering studies of inter-
diffusion between amorphous metal films And overlayers 
of CU or Au, and between amorphous metal filll8 and 
slllliconducti~ substrates are currently underway, and 
no quantitative results C:ln be reported at this time. 
In addition to the RSS measur_ents, we have used 
Auger Electron Spectroscopy (ABS), toget..ler with Ar-ion 
sputtering to study interdiffusion. pigure l shows a 
series of Ap profiles for an amorphous Ni-Nb fUm on 
which a "75oA CU layer was deposited. After 10 hours 
of annealing at SOOOC, there was a sUght broadening of 
the CU/Ni-Nb interface, but no lu-qe-scale interdiffu-
sion. After one hour at 600oC, however, the CU,Ni, and 
Nb have thoroughly interdiffused, and the "interface" 
has moved very deeply (~200aK) into the Ni-Nb film. 
Other Ni-Nb films of the same composition were found to 
crystallize in one hour at 57SoC. It is therefore clear 
that crystallization is responsible for the sudden, 
massive motion of CU into the Ni-Nb (probably along 
grain boundaries) • Similar results have been obtained 
with Au overlayers and with other amorphous alloys. It 
is interesting to note that we found essentially no in-
terdiffusion between Au and amorphous ""'5i despite the 
far.t that the W-Si contained a detectable (but small) 
volume-fraction of microcrystalline phase. Thus, we 
believe that partially crystalline films can still func-
" tion as effective diffusion barriers as long as the 
crystallites are well-separated by an amorphous matrix. 
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Fiqure 3. AES depth-profiles of CU, Ni, and Nb. The 
top trace shows the as-deposited structure: 
A CU layer on amorphous Ni-Nb. The middle 
trace shows that there was very little in-
terdiffusion after 10 hours of annealing at 
500oc. The bottom trace shows considerable 
interdiffusion after only 1 hour at 600°C. 
The rapid interdiffusion at 600 0 C is a con-
sequence of crystallization. 
CONCLUSIONS 
Amorphous metal films of appropriate compositions 
can be deposited on slllliconducting and insulating sub-
strate., anJ remain amorphous after one-hour anneals at 
taaperatures in excess of SOOoC, It is very important 
to note that the annealing tElllperat'U'SB used in this 
stucly were specifically chosen to find the t_perature 
ranges in which the alloys under investigation would 
crystal liz. on a tVae-sc&le of one hou:: (T ~ O.9Tg). At 
slightly lower t_peratures, crystalUution Ifill not 
be observable on any reasonable laboratory tab--scale. 
Our ruults also show that, as lonq as the filu l:lIIIAin 
UIOrpbous, they exhibit exceptionally low dlffua1vities. 
Indeed, the W-Si results show that filu containing a 
saall volume-fraction of microcrystallinity can still 
function as effective diffusion barriers. This obser-
vati~. is consistent with our basic working hypothesis 
that the advantages of amorphous metallizations st_ 
from the absence of grain boundariest As lor.g as the 
volume-fraction of microcrystallinity is small, the 
crystallites will be separated by an amorphous matrix, 
preventiD,J an interconnected network of grain boundar-
ies. At saa8 critical volume-fraction (which can be 
estimated from percolation-theory to be about O.J (10]), 
the crystalUtes will merge, and an essantially poly-
crystalUne film will result. Based on the work report-
ed here, we conclude that films of high-Tg GIIIOrphoua 
metal alloys are indeed viable candidates for use as 
high-t_rerature metallizations for s_iconductor de-
vices. We anticipate that this new class of s_icon-
ductor metalUutions will find important applications 
as primary metallizations, interlayer diffusion bar-
riat~, and corrosion-resistant overlayers. 
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OH!IIC COlITACTS TO Gab FOR BIGH-TUPlRATUII DJVICI APPLICATIOJIS 
W. T. ADderlon, Jr., A. CbriltoU, J. r. GiuliaAi and B. B. Dietricb 
laval "Iearcb Laboratory 
WalbiD.toD, D. C. 20375 
SnBery 
Obaic contact. to n-type GlAI have been developed 
lor biab-t.-perature device application. up to 300·C. 
Refractory ~talli.ation. were ua,d witb epit .. ial Ge 
layer. to for. the contact.: TiW/Ge/GeA., Ta/Ge/GIA., 
I1o/Ge/GIAI, aDd Bi/Ge/GIAI. Contactl witb biab do., 
Si or Se ion t.plantatian (1012 to 101t/a.2) of tb. 
Ge/GeA. interface were also inve.ti.ated. The pUlpole 
of thia work was to develo, refractory oh!ac conta~ts 
with low specific contact resistance (-10 o-aal on 
1xI017/a.3 GaAI) wbich a~e free of i~erfections, 
resultiDl in a Udifor. N dopiDl laye~. 
!be contacts were fabricated on epitatial GaAs 
layers (n=2xl018 to 2x1017/ca3 ) Irown on X (2x1018/ca3 ) 
or leaf-insulatinl GeAs substratel. Obaic contact was 
fo~d by both ther.al annealinl (at telperatures up 
to 700·C) and laler annealiDl (pulsed Ruby). Ixa.ina-
tioo of the Ge/GaAs in$erface revealed Ge .tsration 
into GeAa to for. an I dopiDl layer. 
U~der optiawl laaer anneal conditionl, the !a!-
dfil: contact reaistance w~a in tbe ranle 1-5x10 o-cm2 
(on 2xl017/ca3 GaAs). Tbib i6 an order of "Initude 
t.proveaent over tber.ally annelled Aa/Si1 or Xi/Ge2 
contacta. Ther.a1116annealed TiW/Ge had a contact 
resistivity of IxlO (}c.2 on 1x1017 /013 GeAs under 
opti.um anneal conditions. The contact a alao showed 
improved thermal atability over conventional Ni/AuGe 
contacta at t~~raturea abOVe 300·C. The contact 
resistivity of ther.ally annealed TiW/Ge doea not 
increaae appreciably with. 350·C, 190 hr anneal, While 
tbat ~t Ni/AuGe delrades appreciably between 25-35 hra 
at 350·e. Under biaa conditions (6V, 15 al) the con-
tact resistance of theae contacts d:l.d not increase 
appreciably at 300·e after 160 h~. Preliminary results 
~ith tbe laser annealed contacts showed no measurable 
increase in resistance after 6 hl' at 350·C. 
Intr!duction 
Low ,pecific contact resistAnce obaic contacts to 
n-type GaAs usiDl epitaxial Ge iiI.. have been reported 
usins .alecular be .. epitaxy' and vacuum epitaxy.2,. 
The epitaxial Ge fil. allows+(in theory) ~he for.ation 
of contactl with a unifor. I layer, in the hilhly 
doped Ge fiI. itself3 or, fro. Ge dopinl of tbe GaAs. 2 ,. 
These contacta should be .are nearly free of t.perfec-
tions ca.pared to polycryltalline Ge or AuGe eutectic 
fiI.. in which rapid t.purity diffusjon occurs at Irain 
~oundariel. Both ther.al annealinl and laser annealinl 
have been used to fOrlll obaic contact. Laler annealinl 
was uled to for. these contact,S becaule when a refrac-
tory metal overlayer il desired it was found2 '. that 
oven anneal temperatures in tbe ranse 500-750·e were 
required. Subjectinl the entire substrate to these 
biab temperatures can bave deleterioua effects on the 
active and seai-insulatinl GeAs layers and to other 
.. tallizations previoully deposited on tbe chip, e.~., 
for the purpose of fabricatinl intesrated circuits. 
This probl .. can be obviated by lelective contact 
annealiDI with a laser be... Pulled laler annea11ua 
.. y also b~ t.portant in obtaininl enhanced activation 
of t.plant~ ,opants and in obtaininl certain dopinl 
profiles wben rapid beatinl and coolinl are t.portant. 
tn this paper ~e report on TiW (88 ¥t. 1 W, 12 
¥t. 1 Ti)/Ge, Ta/Ge, Ho/Ge, aDd Mi/Ge obldc contactl 
to n-type GaAa which have two pOlstble .~e'l of appli-
cations: I) to devices which are delignrd to operate 
for eAt ended periods of tt.e in a bilh te&perature 
a.bient (above ISO·C)I, and 2) to t.pr~ve the reliabil-
ity of devices whicb experience hiab channel or contact 
t..,erature., .ucb a. power field-effect tranaistorl 
(FET) and trall.ferred-/!lectron devices (TID). e In both 
ca.e., local meltiDl at !aperfection. in the con$act. 
can re.ult in device failure. For.ation of an X layer 
at the GIAs-contact interface by Ge dopik, can al.o 
re.ult in .ianificaot perfor.ance lains in power FET. 
and TID. tbrouab reduction in contact re.istlllce and 
incre~.ed voltale levels. 
~~ntal Metbod and Results 
Fabrication of the obaic contacts was st-ilar to 
that de.cribed previously.2 A nUlher of different 
types of contactl ~'re inveltisated: TiW/Ge, Ta/Ge, 
"o/Ge, and Ni/Ge, uoth with and without a hiab dose of 
8i or Se ion t.planted (12) at the Ge/GaAs interface. 
Obaic cootacts were fabricated on n-type epitaxial GaAa 
layeis with carrier ~ concentration of 2xI017/c.3 frown 
00 X (100) oriented GIAI .ubstrates doped to 2110 8/c.3 
or on GIAs epitaxial layera (n=lxl017/cm~, 2000 thick) 
Irown on seai-iAsulatilll (SI) GaAs substrate.. To pre-
pare the GaAs surface for srowth of the epitaxial Ge 
layer, the surface was cleaned in orl.nic solvents, 
etched in a solutioo (10 .t BC!, 10 at HF, 40 m! H20, 6 drops of H 0 ) to reaove carboo and 0XYlen, and 
p),aced ~dialely into a hiab vacuum system. Oxides 
were delorbed by heatina7the subltrate to S75·C for IS 
min in a vacuum of 2xl0 Torr. Oxide desorption was 
carried out at 575·C because it was found· by Auler 
electron spectroscopy (AES) that the oxide con~entra­
tion was at a .ini.um at this teaperature without 
Ireatly cbanginl tbe GaAo stOichiometry. An epitaxial 
Ge layer was then Irown in tbe la .. vacuum at 425°C to 
thicknesses between 200 to 2000 by electron bet- evap-
oration from pure Ge source. For contacts on N sub-
strates, circular Ge contact patterus (30 to 250 ~ in 
diameter) w~re fo~d by etchinl and the .. tal over-
layeIs were deposited to thickDe.ses between 1000 to 
20001 (by electron be .. evaporation in the case of Ta, 
Ho, and Xi; and by sputterin, in the case of TiW). 
Isolated circular contact patterna were defined usiDl 
photoresist and liftinl or by performinl the feposition 
throulh a .. tal .. sk. Ob.ic contact to the B backside 
was aade with AuGe/Xi, alloyed at 450·C for 15 sec 
prior to fabrication of the frontside cont~cts. Typical 
contact. are shown in Fil. 1. In the case of TiW/Ge/I2 
51 cOl&tacts to the Gus epitaxial layer on 51 ."b-
,trate., transmission line model (TLM) contacts were 
fo~d by etchiol the mesa, TiW, and Ge in three sep-
arate etching steps. 
!I5OATlW! 
10:' A L 200 A Ep/ Ge I 
j- I' N· LAYER T IT ~ - - - - - - - - - O.52jtm N. 2 "10" em-3 GUs Ep/ 1. 
N+ .2 • 10" em-3 U8Aa 
111100 A Nil I 1000 A Ep/ Oe 1 
N • 2 " 10'7 em- 3 GeAa ~SjtIft 
N+GUs 
\ AuGeINI AuOeINI / 
11MP\.ANi£D 81 
1
17S_V. 5" 10'· em-' 
200 _V, 3 )( 10'· em-2 
Fil. 1. Scbeiatic cro.s .ectiona of typical refractory 
.. tal/Ge obldc contacts to Gu.. 
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Ibereal a~neallna of the TiW/Ge/I2Si ontacts 
(1500X T W/400X G /12Si at 60keV, 2xl014/cmt) wal car-
ried out in Corm 01 gu t 700°C . I ur rpl 1IIU!1 ao.oeol-
ng cODdi ioo. of 25 III n, the apeciC c contact reliat-
an e waa lxlO-60Clll2 aa lIea.ured by the T1M llletbod.· 
Auger electrun spectroscopy CAES) sputter profiles, al 
deposited and after interlng in vacuum, are shown in 
Fig . 2. After lint rin + Ce III gratioD Into GaAs weI 
obaerved indicatiDI an N dopina layer at the CaAI 
surface . Tbis condit n is nec ssary for a low ape-
cific contact resiltance. 9 The Si Impla~t may al ~ o 
have been partially activated relultin, in a further 
increale in the concentration of the N dopinl layer. 
After 25 lIin at 700°C, C~ outdiffusion was al.o 
ob.erv d, allowin~ vacant sites for Ce or Si doping 
atOms. 
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F· I . 2. AES sputter profile of TiW/Ge/GaAs contact, 
Ca) as deposited and (b) !~ter ohmIc rontarl formati on 
at 700°C for 15 min at 10 Torr. 
Laler annealing wa ) performed with a ruby laler 
which emitted a one joule, 22 nl pulle obtained by 
Q-Iwitching the cavl l y witb a Poc~el'8 cell. Expert-
cents were perfucmed buth in single TEHOO 1II0de and in 
• ultimode operation . The ~ingle mode wal uled for Lbe 
Imall diameter ohmic contact experilllent! ~hile th 
multillode was employed for large area AES analyses. 
For the rEM mode case, a O.R lID circular aperture 
wa. placed ~ tbe optical cavity . The output beam was 
ther foculed to form a 260 ~~ diameter spot at the 
sample. A 30 to 50 ~ diameter 'pot, which contained 
only the cer~er of tbe Gau.aian bea. , w I obtlined oy 
u.e of a ~~tal ma.k. Ohmic conta,tl ~ere obtained at 
energy ~enlitiel between 0 . 09 to 5 J/cm2 , dependiol on 
tbe type of contact. For the multimode ca.e, the full 
one Joule output was ho.o&enized by a method li.il r 
to that de~ ~ribed by Cullis, et al . 7 by lendio& it 
tbrough I 1. 2 em dia.eter fUled quartz optical wave 
guide which W.I bent Ind tap~··; to obtain a .pot 
diailleter at the IAlIqIIe of (1.7 CII. Altbough thil "ligbt 
uide !I I : luler" WII effective io nOlDOg n z tion of the 
DlUlll.Dlode structure of the be •• aod reducinl .peckle 
patlern., "hot apotl" were I ill obaervd at the output 
(particularl; apparent 00 GsAa ,urflcel). A detailed 
naly.i. of the appearance of bot IpOt. will be pub-
lished later. 
Curr nt/volta e (I/V) chsra ·teriatic. of • typical 
NJ/G contact befor and after lal~r .nnealing .re 
sbown io Fig. 3 aa dilplayed on a curve trac r. Before 
laser nnealing the contacts w re reaaonably well 
behaved Schottky b.rrier.; t e upper curve IhoWI a 
rever.e br kdown voltage of .bout 5 volt. on 2x10 17 /cm3 
doped GaAs. After a pulle of 0.04 J/cm2 the rectificl-
tion aoftens, indicating om very illited lIIeltiDI. 
perh.ps a8S0 iated with prefer ntially ab.orbin iap r-
fectioos on tbe top surface. At 0 . 14 J/CDl2 tbe contact 
was ohmic and the pbotoDlicrogr'ph of this contact, 
shown in Fig , 3, indicated very h.llow, unifoCIII melt-
Jog had occurred. Similar results were found with 
TiW/Ge, Ho/Ge, and Ta/Ge contacts. 
~,.,.I" ~.: ' - .~ , I • .-. . ... 
----- '. 
BEFORE LASER ANNEAL 0.04 J /cm2, 1 P.,iS8 
VERT: 5OOJ.tA/div VERT: 500 J.tA/div 
HOR: 1 V/div HOR: l00mV/div 
t-----i 
0.14 J/cm2 40Ilm 
VERT: 20 mA/div PHOTOMICROGRAPH. 
HOR: l00mV/div 0.14J/cm2 
Fl.g. 3. Curve tracer I/V curve. of Ni/Ge/G.Ao contacts 
before laser annealinl anu after laser a~ealing at 
0 . 04 J/cra2 (80ft Schottky barrier) and 0.1" J/cm2 (suf-
ficient energy density to form ohmic oote Photo-
raicrogr8pb of ohmic contact after 0. 14 J/cm~. 
Experimental curve. of the specific contact 
resi8tance versul la.er energy density are shown in 
Fig. 4. M asuremeots w~re lIIade with a lII~tbod .1.ilar 
to tbat of Cox and track. lo These relults were 
obtained uling tbe TEHOO ~ode with a 30 to 50 ~ 
diameter metal mask over (typic.lly) 250 ~ diailleter 
I ~olated contact.. Approxim.te melt ing pOints for each 
of th cont. t type a are ahown at the top, aa deter-
mined frOG photomlcrographs of tbe irradiated lurfaces . 
Howe.·r, the llleiting point. could not be deterlllioed 
precisely frOG the pbotollicroacapbl In~ very I allow 
melting probably occurred below theae pointl. It wa. 
found that tbe contact ,eaiativity wal .t a lIini.um 
near the melting point for Ni/G and Ta/Ge con~·cta. 
Similar TiW/Ge ohlllir contact. fOrllled 00 n=2xl011/aa3 
G.AI epit.x al laY~~1 relulted io I apecific cont.ct 
reliltance of lxl0 0082 . Tbe higher value ~f .pe-
cifie contact re.iatance evi1ently resulted {rom tbe 
lover duping in the GaA. . S1III11a,1" contact relistiv-
ity valuea for Ta/Ge, r.o/Ge, and Nl/Ge we[e .pprox1-
.ately .0 order of ea§nitude higber on 2xlO ll/cm' al 
compared to 2xl0 17 /aa G.A • . 
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FiS· 4. Experi8ental values of specific contact resist-
ance as a function pulsed ruby laser energy density; 
~ indicates approKiaate .eltiDg points as determined 
fro. surface photoaicrographs. 
The interfaces before and after laser aDDealins 
werp. investisated using AES sputter profiling tech-
niques. Fisure 5 shows AES sputter profiles of a Ni/Ge 
contact before laser annealing and after laser anneal-
ing at an energy density just high enough to form ohmic 
contact. A IIIlltillode 7 .. diameter belli! was used to 
irradiate a GaAs s.-ple approxt.ately 10 .. x 10 .. 
containing 2000R Ni and 2000i Ge prepared as discussed 
above. At 0.10 J/c.2. slight .elting patterns could 
just be observed, indicating .elting of the Ni and Ge 
just to, and including, the GaAs surface. This energy 
density corresponded to the threshold for o~ic contact 
fOllUtion. Even at this low energy density there was 
Ge .tgration into the GaAs, enough to greatly increase 
the n-t}~ doping concentration at the G&As surface. 
Siadlar profiles were observed with Ta/Ge laser 
annealed contacts. These profiles are also typical of 
Ni/~ thPDlal annealed ohmic contacts studied pre-
viously.2 
eoo 
~ 6ANI ~ tOe. 
f eOGe eo Aa 
I • 
.,. 
a 
SPUTTER 11ME ImMI 
Fig. 5. AES sputter profiles of a 2000R Ni/2000R 
Ge/GaAs contact before laser annealing and after laser 
annealing at 0.10 J/cm2, just at threshold for ohmic 
contact fo~tion. 
Discussion of Laser An&eal Results 
The curves of apecific: contact resistance venus 
~rgy density, shown in Fig. 4, iDdicate there is a 
"window" in energy denaity which ia appropriate for 
the fODIBtion of ohaic contact. This window depends 
on the layer thicknes.ses of the _tal and epitaxial 
Ge, the pulse duration, to sa.e extent on the surface 
8Orphology, and .lso Oil the fIInclaeental interactiona ll 
of the laser be .. with the overlayers and GaAa. "'be 
. depth of Rlting and surface tellperature are dete~­
_ined in part by the absorption coefficient, soecific 
heat, and thenaal diffusivity of the overlayers and 
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BAs surface. ODic contact appeared to oc:cur just at 
the threshold of Rlting, but the Rlting IIIlSt be deep 
enough to .elt at least the top 50 to 100i of the GaAs 
surface to account for the AlS profiles in FiS. 5. 
Solid-state diffusion processes are too slow to account 
for these profiles. Since the heating and cooling 
rates are nearly the Sl.e in pulse laser annealing 
do.insted by thenaal processes, 11 the Ge .tgration into 
the GBAs surface .oat occur in the 50-100 na that the 
surface layers are IIOlten. A _inu... in the specific 
contact resistance apparently occurs just above the 
.elting point at an optu... doping level and profile. 
It is assu.ed that lew contact resistance occurs by 
electrons tunneling between the top .etal layer and 
the highly doped surface layer in the GaAs •• The spe-
cific contact resistance begins to rise at hisber 
energy densities as the .elt penetration becQaes deeper 
and the surface te.perature reaches the boiling point. 
Surface evaporation and oblation can then result in 
loss of Ge and As (as well as loss of part of the .etal 
contact), as has been observed with these contacts at 
high ~r8Y densities by electron .icroprobe x-ray 
analysis. This was found to result in an increase in 
the specific contact resistance. 
The advantages of laser annealing over tbe~l 
annealing for these particular hiah-teaperature con-
tacts is seen in co~arison with ther.al annealing 
results. For similar ohmic contacts, the specific con-
tact resistance was IIOre than an order of ugnitude 
higher when thenaally Ponnealed2 and hiah aabient te.-
peratures (up to 650°C for 5 min) were required. The 
laser aDDealed conta~ts reported here also dellOnstrate 
an order of "gnitude improve.ent in contact resistiv-
ity over Ag/Si contacts 1 ther.ally annealed. These 
contacts also compare favorably with conventional AuGe 
ohmic c2gtacts, for which a specific contact resistance 
of 1xlO ac.2 can be routinely obtained, but which 
degrade significantly at 350°C. 
High-Te!ferature AgiDS 
The TiW/Ge/I2Si ohaic contacts formed on GaAs epi-
taxial layers on SI substrates and thereally annealed 
were studied by high t~ature aging in an ..bient of 
foming gas. Figure 6 shows the change in the specific 
contact resistance after exposure to teaperature. 
between 350 to 600°C for over 175 hours. The behavior 
of a typical AuGe/Ni contact, included in the 350°C 
exper~nts, is shown for comparison. These results 
deaonstrate the high-teaperature reliability advantages 
of refractory metal/epitaxial Ge ohaic contacts. With 
these contacts it was found that the contact resistance 
did not increase appreciably up to 190 hours at 350°C, 
while that of AuGe significantly increased between 
25-35 hours at 350°C. 
Preliminary hiah-teaperature agiDS expert.ents 
with the laser annealed ohmic contacta (TiW/Ge/12Si, 
Ni/Ge/12Si, Ni/Ge, Ta/Ge, ang4Ko/Ge) were also carried 
out by aging ill vacuu. at:O Torr. No .easurable 
change in specific contact resistance was found after 
350°C for 6 hr. 
The the aally annealed TiW/Ge ohmic contacts were 
also subjected to high-temperature aging UDder DC bias. 
'i 
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Figure 7 shows the results at 300°C and 350°C after 
exposure for 160 hr. At 300°C the contact resis~ivit~ 
increased i~iti.lly but stabilized at about 4xl0 Ooa. 
At 350°C the increase in contact resistivity was much 
larger. This was partially explained by the large out-
diffusion "f Ga, shown in the AES sputter profiles in 
Fig. 8. 
l xl 0 
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ION· IMPlANTED 
TiW/G. CONTACT 
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Fig. 6 . Specific contact resistance of thermally 
ann.ealed TiW/Ge and AuGe/Ni ohaic contacts as a func-
tioD of anneal time at various aging temperatures in 
fonuin'~ gas. 
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Fig. 7. Specific contact resistance of t .hermally 
annealed TiW/Ge contacts as a function of anneal time 
under bias conditions at 300°C and 350°C in forming 
8as. Test structure used to measure contact resistiv-
ity ~center IDesa) and to study metal migration (long 
anus) . 
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Fig. 8 . AES sputter profile (Ge and Ga) of thermally 
annealpd TiW/Ge ohmic contact after 3500 C/40 hr anneal 
in fonai~z gas under bias conditions, showing large Ga 
outdiffusio:1 . 
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INTROOUCTION 
A growing need is developing for .".olfthic semi-
conductor circuits for high temperature environments. 
Si-devices have beet! reported to operate up to 
300·C.l.2 Because the upper operating temperature of 
a bipolar device is deteraai ned by the bandgap of the 
seariconductor material. &lAs (1.43eV) has a theoreti-
cal advantage over silicon (1.12eV). Based on bandgap 
considerations exclusively. &lAs could be expected to 
be useful up to 450·C; in fact. transistors have been 
operated at this temperature. 3 Based on these 
assessments a special progr. to study the high tem-
perature aspects of GaAs bipolar transistors MaS ini-
tiated in 1966. The results of this program. which 
were reported in 1968". showed: GaAs transistors were 
1 fllfted by leakage currents. wi'lfch exhibited a tem-
perature dependence with an activation energy of 
0.7eV. The current gain hfe decreased rapidly with 
increasing temperature with an activation energy of 
approx. 0.2eV. apparently due to a decrease '" the 
minority carrier lffetime. Oevices which operated 
above 400·C could be .de. but the fabrication yield 
was extremely small. The technology available at this 
time was constrained to sulfur and magnesium dif-
fusions at temperatures at which surface decomposition 
could not sufficiently be suppressed. Ooping control 
was poor. The devices had mesa structures with little 
surface passivation. The fabrication of a sophisti-
cated GaAs IC MaS beyond reach. 
During the recent years the GaAs technology 
progressed rapidly. motivated mainly by the e1.cellent 
perfonnance of microwave FlT's. Ion implanta~ion and 
annealfng techniques were developed to form reproduc-
ibly thin layers of controlled doping levels. This 
progress made it desirable to re-evaluate the GaAs 
1>ipolar device performance. Potential advantages of a 
GaAs bipolar technology include: short minority 
carrier lifetime; high electron mobility at low 
electron fields; use of saturated drift velocity for 
load resistors (small area requirements); isolation by 
boron implantation (requires less area than junction 
isolation); higher operating temperature than silicon 
devices. The bipolar technology would permit the 
application of established Si bipolar circuit con~epts 
and models with only minor modifications. Some disad-
vantages of GaAs. namely the low hole mobility and the 
comparatively low maximum donor concentration will 
remain with us. The possibilfty of modifying the 
bandgap by using GaAIAs. e.g. for wide band ~p 
emitters. and of incorporating opto-electronic prin-
ciples makes this technology particularly exciting. 
The main difference between the situation a decade ago 
and today is that ·.on-implantation offers the repro-
ducible producti~n of p-n junctions. avoiding the 
dlllllging high tempo!rature diffusions. Originally our 
present program MaS designed to study the feasibility 
of a &lAs bipolar IC technology but not specifically 
._------- _._-------_. 
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the high temperature aspects. Results obtained with a 
15-stage rfng-oscfllator were reported recently.5 It 
will be apparent that specific modifications will have 
to be incorporated ttt ~'ttend performance and relfabfl-
ity to higher temr ~I a·~ '".,'$. such as the replacement 
of the alloyed gold ,:viitactS. This paper will discuss 
the fabrication and high temperature performance of 
discrete bipolar transistors and of a 15-stage ring 
oscfllator. 
DEVICE FABRICATION 
The fabrication of GaAs bipolar transistors by 
ion implantation into bulk GaAs has been reported 
previously.' The fabrication of the rfng-osct1lator 
requires an epitaxial n/n+ structure. The starting 
GaAs substrates. purchased from COIIIIIercial suppliers, 
come from Bridgman-grown Single crystals. The 
AsC13-Ga-1t2 vapor phase epitaxial process is employed 
to deposit 2 layers: first an approx. 3 micron thick 
layer with a donnr concentration of approx. 8 x 
10 17 cm- 3 • followed by an undoped layer. approx. 1 
micron thick. The VPE technology. as applted to 
microwave devices in our laboratory. has previously 
been described in the literature. 7 
Fig. 1 Cross-section of a bipolar IC structure 
The cross-section of a bipolar IC-structure is 
shown in Fig. 1. The IIPn transistor operates in the 
·up·-mode: the n+-epitaxial layer/substrate acts as 
emi tter. the surface n-layer is the colI ector • Al so 
shown is the load resistor. The fabricated structures 
differ from Fig. 1 in one respect: they have only 
one alloyed collector contact on the n-type surface 
layer. 
The fonnation of the n- an.i p- layers employs 
ion-implantation. The details of the donor implan-
tation are drawr. from extensive experience with GaAs 
FET's.' The base-layer is formed by a deep implant of 
Be. which is known to have high activati:Jn at low 
anneal temperatures. 9. 10 Preservation of the GaAs 
surface morphology during the high temperature 
-
annealing step is achieved by the proximity annealing 
technique. 8 • 11 The sequence of fabrication steps for 
the bipolar structure is as follows: 
1. ~nallow Se implant (1 x 10 13 cm- 2 • ISO keY 
plus 2 x 10 13 ·cmr2 • 360 keY at 3S0°C). 
2. Anneal at 8S0°C for 30 min. 
3. Oeep Be implant (6 x 10 12 cm-2 • 180 keY) to 
form ~he base layer. 
4. Anneal at BOO°C . 30 minutes . 
S. Localized Be implants to form the p+ contact 
re~ions (1 x 10 1 .. cmr 2 at 40 keY plus loS x 
10 It cmr 2 at 80 keY). 
6. Anneal at 700°C. 30 minutes. 
7. Localized Boron implant to form the isola-
tion region (2 x 10 12 , 4 X 10 12 • 6 X 10 12 
cm- 2 at SO. 140. 320 keY. respectively). 
Si3N4 serves as implant mask and for ~evice pas-
sivation. Contacts are alloyed Au -Ge-Ni for the n-
type material and alloyed Au-Zn for the p-type base . 
Ti - Au is used for interconnections. Stripes of 
GaAs, whose width is adjusted by a Boron implant. 
serve as load resistor. 
The doping profile of the complete structure is 
presented in Fig . 2. The ion- implanted profiles are 
calculated according to the LSS-theory. modified by 
experimentally observed activations. The transition 
from the n+ epilayer to the surface n-layer was 
established bJ C-V profiling. 
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Fig. 2 Doping profile 
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Fig. 3 GaAs Ring-Oscillator 
DEVICE PERFORMANCE 
A IS-stage ring oscillator was tested in the tem-
perature range of 2SoC - 390°C. Fi g. 3 shows a 
micrograph of the circult after this test. The cir-
cuit was mounted in a ceramic IC-package and placed in 
an oven. The package was not sealed. i.e. the GaAs 
device was exposed to hot air during the test. The 
bias voltage was 1.7S volt. resulting in a total input 
current of S Ili\ at 2S·C. increasing to 7mA at 38S~C. 
Fig. 4-6 preser.t the output signal at 2So, 240°C. 
38SoC. The gate delay time increases from 3.3ns at 
25°C to 6.7ns at 38SoC. The time constant of the cir-
cuit is dominated by the product of the capacity of 
the forward biased emitter diode times the load 
resistor. The decrease of the electron mobility in 
the GaAs load resistor causes the time constant to 
increase. The output signal of the ring oscillator 
approx. triples wi~h rising temperature . Two effects 
contribute to this effect:1 . the increased value of the 
load resistor; 2. The sh ift of the Fermi ie-iels 
towards the center of the bandgap with increasing tem-
perature decreases the built-in voltage of the emitter 
junction. thereby increasing the injection current and 
decreas i ng the saturat ion voltage. The ri ng oscill a-
tor failed at 390°C. The examination of the failed 
device shows a damaged metallization in the via holes 
of the voltage supply bar. as shown in Fig. 3. lhis 
was probably caused by a realloying of the Au 
contacts, and a subsequent break in the metallization 
on thp via sidewalls. 
A discrete bipolar trallsistor on this same chip 
was subsequently characterized in detail. The tran-
sistor characteristics were measured both for 
"down"-mode (surhce layer as emitter) and the 
"up"-mode (surface as collector, corresponding to the 
mode in the ring-oscillator). Furthermore the leakage 
currents of the ~itter diode, the collector diode and 
ICE8 were determi ned between 25°C and 400°C. Fig • 
7 -1 present some curve tracer pi ctures of the tran-
sistor characteristics at different temperatures. The 
device exhibits current gain beyond 400°C. The useful 
temperature range is limited by junction leakage 
currents. Fig. 11 presents plots of ICEQ. in both 
"up" and "down" mode, and the emitter and collector 
diode leakage currents at 2 volts vs the reciprocal 
teq>erature. Both diodes have very similar leakage 
currents wi th a temperature dependence correspond1 ng 
to an activation energy of approx. leV. IC(O is tem-
perature insensitive to about 200°C; then lt becomes 
dominated by the leakdge current of the reverse biased 
collector junction. The difference In ICEO in t~e 
Fig. 4 GaAs Ring-Oscillator, 2SoC 
Fi g. 5 GaAs Ri ng-Osc i l lator , 240°C 
Fig . 6 GaAs Ring Oscill ator, 38SoC 
two roodes is probably caused by the as)'Tlll1etry of the 
doping profi e and the geometry of the transistor 
structure . The current gain as a function of tem-
perature is presented in Fig. 12. In the "up"- mode 
hfe is temperature insensitive to approx . 350°C . This 
p~rformance is in contrast with results obtained 
previ ously" from di ffused trans I stors where the 
current gai n of the best devi ce began to decrease 
already below 2S0oC . 
CONCLUSION 
Ion-Implantation techniques permit the reproduc-
ible fabrication of bipolar GaAs IC ' s . A IS-stage 
ri ng osci 11 at or and dl screte trans I stor was charac-
terized between 2So and 400°C. The current ga i n of 
the transistor was found to Increase slightly with 
temperature. The diode leakage currents Increase with 
an activation energy of approx . 1 eV and dominate the 
transistor leakage current ICEO above 200°C. Present 
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Fig . 7 GaAs bipolar transistor 
at 25°C, ·~own " -mode 
Fig. 8 GaAs bipolar trans i stor 
at 25°C, · up"- mode 
Fi g. g GaAs bipolar tra n~i stor 
a t 390°C, "down "-mode 
Fig . 10 GaAs bipolar transistor 
at 400°C , "up"-mode 
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devicCK fa11 catastrophically at - 4OO·C because of 
the Au~allfzatfon. For the develoPitnt of a 
reliable &lAs bipolar IC-techology for the 3S0·C-range 
the following subjects have to be addressed: 
I..,l .. ntatfon of refractory-MUl contacts; rafsing 
of doping levels to III1nillfze the depletion layer width 
and to decrease the temperature sensitfvfty. 
flllProv ... nt of surface passivatfon. The performence 
of GallAs structures should be studied with respect to 
leakage currents and surface degradatfon. It fs 
known. e.g. that the addftfon of SIll 1 Al" con-
centrations to the actfve zone of fnjectfon lasers 
reduce degradatfon. 
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JlIYEUlIIBft' OF IN'l'mRA'MD 'DIBRMICIIIC ClRQJI'lB RIt RlGII-'l!JIIBRMU APPLI<7.TD1S* 
.. * .. J. Byron McOoDllick, DIlle wilde, Stephen ~, Douglas J. R_iUOIl, 
.*. William leNin, Omrles Derouin, Locenzo Rajbal, and Rlc:hsrd &.OOley 
Los Alaaos National Laboratory 
Los AlaDo8, NIl 87545 
Abst;rac;t 
tis r8P)rt de8cribes a class of devices known as 
integrated tbeaaionic circuits (m=) capable of. ex-
tended operatiCil in aabient tsperatures \fI to SOO·C. 
'!be evolUtiCil of the 1'l'C concept is diacusaed. A set 
of practical design and performance equatiCllS is ~ 
cnstrated. Recent experimental results are discussed 
in which both devices and siDple circuitlil have ~ 
aesafullyoperated in SOO·C eJ1IIironaents for extended 
periods of tiE. 
'!be apprc:ech taken for m= active devices has 
been to use the intrinsically higb-t:alperature pbe-
naEIIOIl of thendonic adasion in conjunction with 
tbln-film integrated-circuit technology to ~ocllce 
IIlicrClliniature, planar, vaCUllD triodes. '!be r&-
culting technology uses (iIotolithograpucally delin-
eated thin fu.& of. refractory _tals and cathode 
_terial CIl heated, insulating substrates. ~c:al 
geGlletries and diJEnsiCllS are sbawn in Pig. 1. MIInY 
such devices are BiIIIlltareousl.y fabdcated on a single 
aPltrate, giving high packi.ng density. '!be int&-
grated grid-catilode structures are intrinsically rug-
ged. 
'!'be rn; st:ruc;ture 
Notice in this structure, the anode is in the 
natural path of the el ~CIlS, and the closely inter-
digitated grids and cathodes are uad to _simlze grid 
centrol. In a sense, this structure is like a ~ 
dare! triode with the grid JDOVed down into the plane of 
the cathode. In fact, it. has been shown through otm-
puter simulation and experimentally verified that the 
fwrilllental SJUIltion governing conventional triode 
petfoEllllU1oe ay be used to describe the perfoanance of 
an l'l'C device. 
~ • K(Vg + i)i 
where Ip is the place current, 
Vg is the grid voltage, 
Vp is the plate voltage, 
Jl is the .aplification factor, and 
It is a constant called the peEVeance. 
(1) 
f'Urthenl«e, fran electroetatic analysis it has been 
shawn that for a device with grid width, cathode 
width, and gri~thode &p1cing equal to a and 
cathode-~anode &p1cing equal. to d, 
Jl~O.5611 : -! . (2) 
'lbus, Jl, the electrostatic aplif icatiCil factor, is 
linearly related to the ntio dla, with no other ~ 
metrical factors. '!bis result is remarkably similar 
* 'ftl1s work was IqlpOrted by the DivisiCl1 of. 
Geot:heDllal Energy, US Department of Energy. 
** IBM Research, San Jose, California 
**il(Jniversity of Arizona, 'rucson, Arizona 
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Pig. 1. Basic I'l'C gain device. 
to that obtained for a CCII'IVel1tional triode. 'lber&-
fore, depending on the cirCUit awl1catioo, the de-
sired ~ification factor can sJDply be selected by 
detemli.ning d/a. 
A similar analysis foe the device shown in Pig. 
2, where a is the width of the cathode, b the distance 
bebreen the grid and cathode, c the width of the grid, 
and d the distance between plate and cathode, results 
in 
( b + c ) Jl=- a+2b+c 
ao (3) 
d I h ( o.,Ca + 2b1 orO) 
- b n-l n cos a + 2b + c - cos a + 2b + C ' 
which can easily be 8IIIIIIed on a calculat«. 
neyice P'O'J'PW 
To date, device processing has beri!n the most --
pas1zed portion of the m:: developaent progr_. 
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Pig. 2. Unequally spaced device. 
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SaR;Xlire was dloeen as the su.betrate material for 
roc devices because of its high qu.l\lity surface finish 
and high elect.rical resistivity at high temperatures 
(:! 8 x 101 n-an at SOO·C) • 
Figure 3 is a side view of the roc metalizatials 
on the circuit or device side of the substrate. 
Notice that all the meWs are refractory because 
c:L the need to withstand high-t~rature environ-
ments. (rus is in contrast to the gold and ahl1linll!l 
used in colllTentional silicon integrated circuits.) 
'!he bond pad is platirun, and the platilUlll bond wires 
are attached by parallel~p or ultrasonic wire bald-
ing. '!he mse metal lnder the cathode is tungsten. 
'1be cathode coating technique was developed by 
Geppert, Dore, and fol.Ieller at Stanford Research 
Institute in 1969. 'lhls technique uses photoreSist 
mixed with oxide cathode coating, which is then delin-
eated (i'lotolithographically. 
In practice, the cathode coating is spl.rt onto the 
wafer and deHneated Hke (i'lotoresist. '!be circuit is 
then p:\ckaged and placed on a vacull!l pt.ql. '!he pack-
age is evacuated and the cathode coating activated by 
applying power to the heater until the substrate ap-
proaches 900·C. 
ruring normal qleration, the heaters are used to 
heat the substrate to 750-800·C in order to proviae 
acceptable electron emission fran the cathode 
(>100 mA/an2 ) • 
CUrrent Technology and I.imi tatiOOS 
Figure 4 is a picture of the first Los Al"''103 roc 
device, manufactured in 1977. '1be lines and spaces 
are 5 mils. '!be heater pattern is visible on the back 
of the sa~re. '!he darker fingers are the cathodes. 
Figure 5 is an array uf three devices fran 1979. 
'1he cathode CIld grid lines are 1 mil, and 5p!ces be-
tween grids and cathode are 0.2 mil. 
Because the oxide cathode is granular in nature 
(with crystals on the order of 1 J,l m), the 0.2 spacing 
appears to represent an ~ l illli t to device size. 
'lhls technology yields a minimun device size of 
approximately 10 by 3.5 mils, which is enough to hold 
over 12,000 devices on a pai r of 3/ 4-i n.-dian saIl>hire 
substrates. As will be described later, factors other 
than minimlln devi ce size currently l imit the useful 
density of devices on a substrate . 
Hi gtrremperature Operation 
The 400· C and 500·C Operatigns to Date 
'!be hig~~rature operation tests conducted to 
date f all into two categories by time f r2llle and pack-
age material . '!be run September 1979 through February 
1980 used the stainless steel (302) or Kovar envel ope 
materials . Big~~rature vaCUll!l feedthrc 19hs using 
stainless steel , alll!linLln, and high-tE!lqlerature brazes 
were designed for these packages by CerClllaseaI Co~ 
ration, New Lebanon , New York . Initially, these pack-
ages had problEmS with the evolution of manganese , 
iron, and chranill!l, (in the form of diatanic oxides, 
for exanple /It\, O2 ) , plus the Hberation of gases at 
higher tE!Iqleratures. As a result, these tests. de-
scribed in the upper portion of 'Dible I, should only 
be considered preliminary. Even 90, the 400·C test 
device operated successfully for over 7000 hours. A 
nll!lber of sinple circuits were al90 rlrl in hig~tan­
perature environments USing these initial packages. 
CATHODE COATING APPLIED ANI) DEFINED PHOTOGRAPHICALLY 
Fig. 3. roc metalizatial and photolithograpty. 
Fig. 4. First Los Alaroos roc device (1977). 
Fig. 5. 'l1lree triodes (1979) . 
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'DIlLE I 
Start a.llb 
'1'mI;!. tDte lWI;lI 'lVpe tt1ter;1Al Qjlllld:1l 
4oo· C !r21i-79 n'3JJ 'l'ri00e Ko.tar tl> ~ degmdatiCl'l thraJJh 6000 hours: 
anissim loss theresfter stqp!d at ~ lc:ss. 
SOO·C !rZ7-79 1608 Ifrplifier Ko.tar stq.ped - gain cL I: iOOiviclJal. tests iOOicated 
(2-1:1evi0! ) anissim loss. 
soooC !r17-79 25~ TriOOe Kollar tl> aniSl:liCl'l degradstiCl'l ti'Ircl.9l 2000 Inn: increasing 
ga~. lCBd, aniBBim loss tMresfter I:Eqp!d at 50\. 
soooC l(H&-79 430 'i'riOOe Ko.tar stq.ped - loss cL anissiCl'l. 
SOO·C 10--4-79 4464 'l'ri00e 5.5. tl> degradlltien ti'Ircl.9l 4000 tnJrS1 anissien lOBS 
tne£eaf~ SCqp!d at so. lOBS. 
600°C !r20-79 32b 'l'ri00e KINclr stq.ped - loss r1 anissiCl'l. 
SOO·C 11- 2-79 1070 Differential ClIp KINclr Stqp!d - dea'easi.Il3 gUn1 electrical leBka~ 
(6-devi.C2 ) Cl'l &i:strate. 
SOO·C 11-7-79 6144 TriOOe in Ti. jig KINclr Grad.Ja.l decliIE in eni.ssiCl'l with ~ 
gas leads after 2000 tnJrs; stqp:!d at 50% lOBS. 
SOO-C 1-31-00 S88 5-1'Hz oecillatoc KcMlr OScillatiCl'l ~1 electrical leakage Cl'l ab>trate. 
SOO·C 2-1 !rOO 816 5-I'tiz cs:illata: Kcwar CB:UlatiCl'l sI:.qpld1 electrical l.eaka<J! en a:tstrate. 
'lhe abJo.re tests have all been temireted. Follcwin3 tests are <nJ>inJ usi.rJ3 hicjl-p.lrity nickel. bJl.bs aro ~clean· 
welding tEctniques. 
Start l a-&-OO BUlb 
'IBID, [At& fl!t\I.t:i 'l\Ice 9ilt&daJ. 
SOO·C 5-!r80 3648 'l'ri00e Ni 
S'3JJ·C 7-&-00 2208 'l'ri00e Ni 
In all cases, failure was due to electrical leakage on 
the substrate because the metals were being liberated 
f ran the package. 'ltIe S-/IfIz Bartley oscillat r oper-
ated with both the capacitor and inwctor at SOO· C. 
With the understandings evolved f ran the stain-
less steel and Kovar tests, a newer package was de-
Signed USi ng nickel. '!be first test began ~y 19 , 
1980 , and is still rWllling after 6312 hours. Figures 
6 and 7 shew the device characteristics on ~y 13 aro 
October 9 . '!be device chatacteristics are virtually 
unchanged. 
'!be seoond test, also ongoing, uses a deviO! 
operating at 550·C: the device is valved off the pmp 
to allew periodic ga&-burst tests. 'rtlis device is 
still being evaluated after 2200 hours . '!he results 
are tentative because no signs of gas have been seen 
in the characteristics after the l 40o-hour gas burst. 
COnclUlligns Regar;ding 8igh-Temperature Oper;atiOO 
Based on the tests perfocned to date, ITC tech-
nology has dema1strated the ability to operate 
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Qjllle:rt:s 
tl> degradatiCl'l in anissiCl'l; no leakage. 
valved off pJ1p to facilitate gas tmet tests: 
develcp!d lap;. Burst test at 1400 tnlrs iOOicat:ed 
arC}:ll present; evidence r1 IJlS cleared aro did not 
Fig. 6. D1praved package (SOO· C) first day. 
Fig. 7. Device (SOO·C) after 3600 hours. 
successfully and reliably for thousands of rours at 
tB11?E!ratures up to SOO·C. '1tIis t~rature is not the 
flrldarnental limit for roc devices, and with the ~olu­
tion of better gettering techniques (more complex than 
titanillTl) and packaging techniques (perhaps gl;,s~ 
~eramic - reference paper to be given at this confer-
ence by Dr. Cliff Ballard, sandia Laboratories), 
higher t emperature operations are expected in the 
future. 
Circuits 
'ltIe design of roc circuits is in many ways simi-
lar to the design of conventional integrated circuits. 
'ltIerefore, roc design techniques use the advantages 
gained fran the siJrultaneous fabrication of rrany ~ 
vices on the sane substrate. '1tIe inherent matching of 
device characteristics and the tracking of these char-
acteristics over temperature and life are exploited. 
Functional circuit elements such as differentional 
stages, current sources, and circuits that use active 
devices as loads have been fabricated using discrete 
roc devices, and their performance has been verified 
against theory. '!be siqlle active load, shoom in 
Fig. 8, is particularly valuable because its gain 
tV cc 
...L 
~v ••• 
Vin~---
I 
Pig. 8. Gain stage with active load. 
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H~2) is only dependent on device geanetry, the ratio 
of line width to ca~anode Ppacing. '1tIerefore, 
the gain of the stage is independent of the trane-
conductances of the two device,> and, hence , of the 
operating temperatures. 
As a result oc the success of deSigning f.lIlC-
tiona! roc circuits using discrete devices, the design 
of integrated roc circuits has becane the recent an-
phasis of the program. Because these efforts are on-
going, this section will mainly contain general ~ 
ments and directions for future work. 
The deSign of integrated circuitry with complex 
functions on a si~gle pair of substrates presents new 
challenges and possibilities as a result Of device 
matching and, unfortunately, sane problems, in partic-
ular, electrostatic interactions between devices. 
Figure 9 schEmatically depicts the origin of 
such interactions. 
_ = ELECTRIC FIELD 
Fig. 9. Electrostatic interactions. 
The key to increasing the functional ~lexity 
and maximllTl gain on a single substrate pair wl11 be 
the deve10pnent of a~ropriate techni or making 
design tradeoffs between device layout (positioo on 
the substrate) and circuit function. 
Although results are still tentative, Figs. 10 
and 11 show the layout of alE! experimental pair of sutr 
strates for a diffe:-enti&1 gain stage. In current ex-
periments, a series l.'t device masks are used to photo-
lithographically generate an array of devices, which 
are then interconnected using a series oc IIBslts with 
llne se<Jllents. Results suggest that a reasonable 
2-year goal for rrc technology is the design of an 
operational amplifier with a voltage gain of 1000 or 
more on a pair of 0.75-in.-dillll subetrates. 
conclusiODB 
Baaed on the results described above, the future 
for rrc technology is bright. Programnatic efforts 
have led to an rrc technology with demonstrated high-
~rature capability (SOO·C for thousands of hours) 
and to fabrication techniques CXII'IIleI'ISUrate with mass 
production. Physical models and detailed device un-
derstandings have been developed. Preliminary cir-
cuits using discrete device&, single not integrated, 
have d&1lCl'lstated the potential of rI'CS. All that re-
mains is the final developnent of integrated circuit 
design techniques and the denoostratioo of integrated 
circuity. 
The results of the rrc developnent program suy-
qest that ITCs may becxrne an important technology for 
high-temperature instrl.l1lentatioo and oontrol systE!TIS 
in geothermal and other high-t~rature envirorrnents . 
- -
-
• 
• 
Fig . 10 . Substrate 1 , differential gain stage. 
Fig. 11. SUbst rate 2, differential gain stage • 
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GALLIUM ~HOSPHIDZ HIGH TEMPERATURE DIODES. 
R. J. Ch ffin, Di vision 5113 
L. R. Dawson . Divi s ion 5154 
Sandia National Laboratories 
Albuqu rque, N w M xico 87185 
SUMMARY 
The purpose of this work is t o dove l op 
high temperature (>lOOoC) diodes {or g othermal and 
oth r en rgy applications. A comparison of reverse 
leakage currento of Si, GaAs and GaP is madlo' . 0 
Diodes made from GaP should be usable to >500 C. An 
LPE process for producing high quality, grown j unction 
GaP diodes is described. This process uses low vapor 
pressure Mg as a dopant which allows multiple boat 
growth in the samr LPE run. These LPE wafers have 
been cut into die and m tallized to make the diodes. 
These diodes produce le,\kage currents below 10-3 
A/cm2 at 4000 C while exhl biting good high temperature 
rectification characteristics . High temperature li~e 
test data is presented which shows excepti?nal s t abil-
ity of the V-I charac teristics. 
I THEORY 
The choice of semiconductor material us d to 
fabricate diodes is dominated by the reverse leakage 
characteristics desired. The reverse leakage current 
density of an abrupt p+ -N j unc~~on is given by: l , 2 
where 0 hole diffusion coefficient p 
T ~ hole life time (in the n region) p 
T depletion regien c~rrier lifetime 
0 
ni i n ' rinsic carrier concentration 
e = electronic charge 
NO & donor concentration 
W deplet ion layer width 
(1) 
The first term on the r ight side of Eq. (1) 
represents the dif fusion of minority car riers within 
a diffusion length of the junction which produces a 
r everse leakage current. This componen t is i ndepene-
en" of bias. The second term on the right of Eq . (1) 
represents generation-recombination current in the 
depletion r egion and is dependent on bias through the 
depletion width. Generally the recombination current 
t erm wi ll dominate at low temperatures and the diffusion 
current term will d~inate at higher temperatures. 
The crossover point _ ~ primarily dependent on the 
se iconductor band gap and carrier lifetime. The 
appropriate parameters for Silicon (Si) , G Ilium 
Arsenide (GaAs) and Gallium Phosphide (GaP) ~'ere used 
to evaluaLe Eq. (1) as a function of temperature for 
thft three materials. The results for reverse leakage 
curr nt density at -3V are shown in Figure 1. The 
arrows on the curves mark th crossover temperature 
of the two components of leakage current . For 
temperatures to the left of the arrows generation-
recombination current dominates and diffusion current 
domiHates at tern e ~ 'ures to the right . 
. This work sponsor d by the U. S. Department of Energy 
(D.O.E.) under Contract DE-AC04-7b-DP00789 
t Ao U. S. Department of Energy facility. 
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Tge figure shows that for t mperature s in the 
20-l00 C range GaAs and Si have similar leakage 
currents. (The high depletion region generation-
recombination current i n GaAs offsets its wider 
bandgap.) Calculations show that GaP diode reverse 
leakage should be dominated by generation-recombina-
tion curr nt up to 6S00 C and is at least 5 order s of 
magnitude lower than si . Hence it can be seen that 
GaP should be an excellent choice for high temperature 
semiconductor devices . 
This fact is demonstratod in Figure 2. T:lis 
figure s hows a V-I characteristic of a Sandia-made 
p+ -N GaP diode at 4000 C. The leakage of the uaP 
diode is not discernabl e C;1l the f igure . The measured 
current dens i ty at -3V and 4000 C was 7 x lO- ~ amp/cm2 
for the GaP diode . 
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Figure 1. Cvmpar ison of reverse leakage current 
density vs. t emperature for GaAS , Si and GaP. 
F~gure 2. GaP grown junction diode characterist-
ic at 4000 C. (Ho izontal - SVldiv , vertical - ) mAl 
div.) 
II DIODE FABRICATION 
To realize device whose oper tion will not be 
d grad d by the high density of ch mic81 impuriti es 
and structural defects pres nt in t~~ical bulk GaP 
substrate material. th all-epitaxi al structure of 
Figure 3 is used. Th N sid of the junction is 
li htly doped to provLde al high rever e br akdown 
voltdg a poaaible. Th P 3id c n th n r lativ ly 
highly do d to tacili ate ohmic contacting of h~ top 
lurfac 
This stru:::tur w a pr p r d usin liquid ph G 
pitaxy for th grow h of both lay rs during a singl 
growth cycle . 
I . 10" 
str aa-free configuration uaing 1 . 5 mil diem ~er gold 
~·tr<l bonded to ach aide of th chip . Thia w I done 
to elim na any die atLach streases or m terial 
interactiona due 0 th h ad r a chment sch m . 
The e device. are ahown in Figure 5 . It should be 
emphasiz d h t th moun ing configuration s hcwn in 
Figur 5 is not propos d for field d d vic s, tut 
rather i i. Bch mud to remov any contril,u ion 
of h~ der stress or bo ding agent reactions for 
t sti ne device charact ria iCB. 
C ~" ':::;z:k::gIMJ 
ClP SUBSTR ATE ( A J BAK£ OU T 
l--15 mil (B J £QlJlllBRAThJN 
Figure 3. Grown Jun~tion GaP Diode . 
The growth app ratus shown in Figure 4 is a 
sliding boat ass~ly constructed from high purity 
graphite . The body of the assembly contains wells 
for two growth solutions , one for the gro\,th of the 
N layer, a second for the growth of the P layer . To 
maintain background (no intentional doping) carrier 
concentration s low as the 1 x 101& cm- 3 l evel desired 
for the N layer, the growth temperature used was 850v C. 
At this relaLiv~ ly low growth temperature, Si contamin-
ation of the glOWth sOluticns from the quartz walls of 
the system is minimal. To ensure that no cross 
contamination of the N Folution occurs from the 
neavily do ed P solution , relalively non-volatile Mg 
is used ~s the P dopant in place of the highly VOlatile 
Zn normally used to dope GaP P type. 3 Since Mg 
possesses a stable oxide , provision is made for adding 
this dopant after a pre- bait cycle removes residual 
oxygen from the growth solutions , as in Figure 4A. 
The system is then perm~tted to equilibrate t the 
growth temperature (850 C) for 2 hours, as in 4B, 
after whiCh the slider is translated to bring the 
GaP substrate into contact with the first gr owth 
solution, as in ~C. Cooling then causes the solution 
to become super-saturat d and epitaxial growt occurs 
on the substrate. When the N- layer is sufficiently 
thick, the slider is again translated to bring he 
substra te in contact with the second melt for growth 
of the Player, fter which further translation of the 
slider separates the ~ubstrate from the liquid. 
The diode met llization system used was: 
p+ contact - Be/Au (3000A ~ l' Be by weight) 
(7 miJ dot) followed by 3000A of pure Au 
+ (vacuum evaporated) 
N contact - The contact was sputtered (full 
surface) in the following sequence: 
AU/Ge (88/12) ~lOOO A, Au ~ 250.(, 
Ni ~ 600 A, Au ~ 4000 A, 
Contacts anne led t 450°C (10 minutes) in "2 
The first lot of diod s tested were mount d i~ ceramic 
flat pack headers (N+ side down) with a high tempera-
ture, polymide £ilver loaded adhesive. Gold wires 
(1.5 mil) were used to make contact to the top ~t th 
die. Howo~er, thia configuration was found to be 
uns~tisfactocy due to d terioration of the adhe~ive at 
~igh temperatures The scheme finally chosen waa a 
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Figure 4. Liquid Phase Epitaxial Growth System. 
Figure 5. Stress-Free Diode Mount . 
II I DIODE C:ii\AAC'!'ERISTICS 
A typical I-V ch racteristic of a GaP diode waa 
shown in Figure a' The breakdown vel tage was measured 
to be 90V a 400 CI the br akdown characteristic re-
lina fairly sharp even at this elevated temperature. 
,ne fact that the leakaqe current is larger ~~ the 
value pr dieted (~e Figure 1) means that ther~ ls a e 
leakage at the saw d edges of the di 
The zero bias capacitance of the 15 mil cguare 
chips was measured to be 22 pF. 'I'his correspo "to 
a 0.56 ~ zero bias depl tion width. 
IV ENVIRONMENTAL TESTS 
The GaP diodes were subjected to a life test 
under bias. Three bias conditions were used; forward 
bias (5 mAl, reverse bias (-10 V) and open circuit 
(zero bias). The diodes were placed in ovens at 
3000 e. The devices were not sealed and the oven 
contained room air. The parameters of the diodes 
were checked as a function of time in the oven. 
The results of this test are summarized in 
Figure 6. This figure shows that no detectable 
degradation in series resistance occurred in any of 
the three bias states. The room temperature reverse 
leakaqe did show a sliqht increase, increasinq frOID 
nominally 10-9 amps to 10-8 amps after 991 hours at 
3000e. There was not a stronq correlation between 
bias state and leakaqe increase. The reverse leak-
aqe at 3000C showed a slight decrease after 991 
hours. This stability in diode parameters is inter-
preted as !:leaning that the diode metallizations and 
junction dopants are stable at 300PC wita,bias for at 
least 1000 hours. 
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Figure 6. 300GC Life Test Data on Stress Free GaP 
Diodes. 
V CONCLUSIONS 
This paper has presented data on qa11ium-
phosphide, qrown junction diodes for hiqh tem!'erature 
applications. Information on fabrication ~thods 
were presented. Evaluation data shows: qood low 
leakaqe rectification characteristics at 4000 e and 
stable junction and metallization parameters at 3000 e 
for at laast 1000 hours. The only problem encountered 
was the "hiqh teaperature" polyimide adhesive used to 
bond the diode chips to the headers. A new eutetic 
chip bonding procedure is presently being developed 
to solve this problem. 
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SUMMARY 
Preliminary l'esults are repqrted on the devel~~­
ment of a high-temperature (>3500 C) gallium phosphide 
bipolar junction transistor (BJT) for geothermal and 
other energy applications. This four-layer p+n-pp+ 
structure was formed by liquid phase epitaxy using a 
supercooling technique to insure uniform nucleation 
of the thin layers. Magnesium was used as the p-type 
dopant to avoid excessive out-diffusion into the 
lightly doped base. By appropriate choice of elec-
trodes, the device may also be driven as an n-channel 
junction field-effect transistor. 
The gallium phosphide BJT is observed to have a 
COIIIIIOn-emi.tter current gain peaking in the range of 
6-10 (for temperatures from 200C to 400oC) and a room-
temperature, pUOlchtluough-limited, collector-emi.tter 
breakdown voltage of approximately -6V. other para-
Jr.eters of interest include an fT = 400 KHz (at 20oC) 
and a collector base leakage current = -200 ~A (at 
3500 C). 
The initial ~esign suffers from a series resist-
ance problem which limits the transistor's usefulness 
at high temperatures. This is not a fundamental 
material limit, and second generation structures are 
presently in process which will alleviate this problem 
as well as improve the device's output resistance and 
breakdown voltage. 
INTRODUCTION 
Recent successful operationl of qallium phosphide 
high-temperature diodes at temperatures and times 
exceeding 3000 C and 1000 hours respectively, has 
prompted the development of a gallium phosphide 
bipolar junction transistor (BJT) for qeothermal and 
other energy applications. Using contacting and epi-
taxial growth technologies similar to the diodes of 
Ref. 1, a prototype, four-layer p+n-pp+ structure 
has been succesofully fabricated and evaluated at 
temperatures up to 4400 C. T~e processing sequence 
and device cha:acteristics of the GaP BJT, as well 
as suggested improvements and predicted characteristics 
will be discussed. 
FABRICATION 
The structure of the prototype GaP transistor 
is shown in Fig. 1. This all-epitaxial device 
incorporates a double-base stripe geOl:letry, a mesa-
isolated emitter region, and a saw-isolated 
collector region. Important structural information 
is sUllllllU'ized in Table I below. By appropriate 
connection of electrodes, the device may also be 
driven as an n-channel junction field-effect 
transistor (JFET). 
*This work sponsored by the U. S. Department of Ene .. 'gy 
(D.O.E.) under Contract DE-AC04-76-DP00789. 
t A U. S. Department of Energy facility. 
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TABLE I 
Emitter acceptor concentration 
Emitter thickness 
Emitter-Base junction area 
Base donor concentration 
Base thickness 
Epitaxial collector acceptor 
concentration 
Epitaxial collector thickness 
Collector-Base junction area 
Substrate acceptor concentration 
2.xl018cm-3 
0.9 \l1li 
4.6xlO-"c:m2 
2.xl0 16cm- 3 
1.1\l1li 
1.5xl017/cm-3 
4 IUD 
4.xlO-3aa2 
1.xl018cm- 3 
Figure 1. Structure of a prototype GaP high-tempera-
ture bipolar junction transistor (BJT) with a mesa-
etched emitter, chip size 500x750 \l1li. The device 
may also be driven as an n-channel junction field-
effect transistor (JFET) where the base region 
serves as the channel and the emitter and collector 
regions function as upper and lower gates, respective-
ly. 
The device of Fig. 1 is fabricated from a 
3-layer p+n-p structure prepared by liquid phase 
epitaxy (LPE) on a p+ substrate. The graphite 
sliding boat assembly used to grow these layers 
is shown in Fig. 2. Non-volatile Kg is used as 
the p-type dopant to avoid vapor-phase contamina-
tion of the lightly doped n-type growth solution. ' 
A pre-bake under flowing purified H2 in position 
2a is used to remove residual oxygen from the 
growth solutions before addition of the Kg dopant. 
After addition of Kg, the system is raised to the 
growth temperature (8500 C) and held for _ 2 brs. to 
allow saturation of tl'>e solution with phosphorus 
(Fig. 2b). Growth is initiated by qu!ckly de-
creasing the system terperature by l50 C, causing 
each solution to become correspondingly super-
cooled. The slider is then translated to bring 
the GaP substrate in contact with the first super-
cooled solution, as in Fig. 2c. Due to the Buper-
cooli~g, nucleation immediately occurs on the 
substrate, leading to epitaxial growth. Subsequent 
translation of the slider brings the substrate in 
contact with the other growth solutions for the 
completion of the multilayer structure. 
By edjustincJ the IIIIIOWlt of supercooliDcJ and 
the duration of contact between substrate and 
qrowtb 8Olutior.. layer thicknesses as aaaLl as 
0.2 \IDI can be controlled. Interface planarity. 
as delineated by staining in 1BP 11H202 • ia 
excellent, owincJ to the auperex>olincJ technique. 
wnich avoids nonuniform nucleation and island 
growth. 
I B I [~llI8RAJION 
I C I t.ROWTII 
Figure 2. Graphite sliding boat assembly used for 
liquid phase epitaxial growth of the three active 
layers of the GaP BJT. 
Once the resistivity and thickness of all 
three active layers are defined by LPE, the 
processing sequence of Fig. 3 is impl_ented to 
uncover the base and contact all three regions. 
The first step (Fig. 3a) in\'"lves definition 
of a thermally evaporated Au-Be/Au emitter 
metalization by a single-step optical lift-off 
process. 2 Next, 300 nm of plasma-enhanced 
CVD Si-N is deposited and patterned to serve 
as a masking material for the GaP etchant. The 
_itter mesa is then formed (Fig. 3b) by chemical-
ly removing unwanted p+ raaterial in a K3Fe(~) 6 
(0.5 molar): KOH (1.0 molar) ~lution at 17 C. 
Without agitation this mixture etches p-type GaP 
at 80 + 8 nm/min. The Au-Ge/Ni/Au base metal-
ization is then defined (Fig. 3c) by deposition 
through a shadow mask. After thermal evaporation 
of the Au-Be/Au collector metalization on the 
back of the wafer, the contacts are annealed 
at SOOOC for IS min in H. Individual transistors 
are then formed (Fig. Jdf by sawing the wafer 
into dice with a high-speed diamond-impregnated 
saw. The transistors are then mounted in ceramic 
headers using a silver loaded polytm1de adhesive 
and contact is raade using thermocompression-
bonded, 1.0 mil Au wire. This packaging technique 
is unsatisfactory for life testing, however. as 
th. polyimide adhesive is known to tai13 after 
~tended use at or above 300oe. 
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Figure 3. Processing sequence for the prototype 
\laP BJT 
DEVICE EVALUATION AND DISCUSSION 
The GaP transistor described above was evaluated 
in both the bipolar and JFET lIOdes. Caamon;autt:er 0 
output characteristics of the device at 20 C and 3S0 e 
are shown in Fig. 4. The transistor is observed to 
have a cCllmOll-emitter current gain (at 20°C or 3S0oC) 
peaking in the range of 6-10 and a rOClll ~rature, 
punchthrouqh-limi ted, collector-emi tter breakdown 
voltage of approximately -6V. Other parameters of 
intgrest for this device include an fT - 400 KHz 
(20 C) and a collector-base leakage current - _ 200 uA 
(T = 3S0oC, "CB = -4V). A Simple amplifier construct-
ed fraa thi .. transistor prod"coo power gains of: 
l6dB at 20°C and 3S0oC. l2.S dB at 400oC. and 2.2d8 
at ~40oC. Operated as a JFET the transistor had a 
doubl'!-qate pinchoff voltage = L8V (20Ce) ~ a 
CClllllllOn-source transconductance .. 120 uS (20 ). No 
extended life tests have been performed on these 
Structures to date. 
The low value of the common-source transconduct-
ance and the degradation of the coamon-emitter output 
characteristics at high-~perature are both due to 
excessive series resi~t'nce in the lightly doped 
n-type region of the initial design. In the JFET 
mode, this resistance appears in series with the 
source and drain. This seriously degrades the J'FET 
properties as any voltage drop across the source 
resistance appears as negative feedback on the gate. 
J 
j 
Figur e 4 . Commonoemitter 0Htputcharacte ris tics of 
~:: ~a~le~!i: ~ 2~Bcza~~.~~~7~te~ ~C ;h:O~~~~~i~;e 
invert ed f or clarit y) . 
In the bipolar mode the r esistance of the n-type 
region appea rs as a parasitic base r esistance . The 
voltage drop developed ac r oss this resistance by the 
base current causes a decrease in the effective emitter 
a r ea of the device . This effec t is accentuated by the 
transistors ' i ow value o( current gain . The effective 
emitt e r area in turn modulates the effective collector 
a nd emi tte r r esistances . As ro le and electron mobil -
ities decrease a t high tempe ra t ure. a ll series 
r esis tances i ncrease and the common-emitter output 
characteristics ~ppea r to collapse from the saturation 
side . 
Looking at t>u.s effect in a<.lifferent way, Fig . 5 
shows cammon-emitter, a. c. current gain as a function 
of collector current and temperature. The current 
gain below the ~rk effect4 limit stays relatively 
constant with temperature whereas the peak in the 
current gaie. decreases. The important point to note 
from Fig. 5 is that the poor high-temperature 
properties of the device are limited by the series 
r esistance of our raU.er crude ini tial geometry and 
not be any fundamental materials limit. 
Va ' 1.8 v 
IQ . - .... . of\: I. 
- 0 - I .a 
" nA: I.i 
-)(-- . lav 
n.11D 0. 10 I.e. 
c-oo!~ 
IQ.O 
Figure 5. COI1IIlon-emitter current gain vs. collector 
current and temperature for the GaP BJT. 
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An imp roved structure presently in process which 
addresses surne of these problems is shown in Fig. 6. 
This device utU Lzes selectiv thinning of th.e base 
region and a metallorganic CVD deposited emitter to 
deter.nine ~ctive device areas. A thicker inactive 
bane region with an optimized doping concentration 
s hould decrease base resistance, increase t !le 
collector-anitter breakdown voltage and irc rease th~ 
output res istance. An etched rather thar. sawn 
termination of the collector-base junctJon should 
reduce collector - base leakage at high-temperatures. 
Utilizing improved structures such a r the one shown 
in Fig . 6, a GaP device operating at 4000C for periods 
in excess of 1000 hours is expected in the near 
future. 
Figure 6 . An improved GaP BJT incorporating a 
selectively thinned base region , an emitter region 
deposited by metallorgan.ic CVD, and an etch -
terminated collector- base junction. 
CONCWSION 
Preliminary results have been reported on the 
development of a GaP bipolar junction transistor 
for geothermal and o~~er high- temperature applications . 
A fabrication sequence for the transistor as well 
as device characteristics have been described. A 
series resistance problem with the initial design 
has been identified and suggestions hav~ been made for 
improved structures . 
The authors wish to thank T. A. Plut 
J. B. Snelling, and R. Chavez for their expert assist-
ance in the preparation and measurement of these 
samples . 
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RELWILln STUDY OF REFRACTORY GATE GALLIUM ARSENIDE MISFITS. 
John C.W. Yin and William H. Portnoy 
DepartmeDt of Electrical IDgineering 
Texas Tech University 
Lubbock. Te... 79409 
Refractory gate MISFITs have been fabricated as 
an alternative to aluain .. gate devices. which have 
been found to be UDrel1able 88 IF power -,lifiers. 
The reliability of the new structures has not yet 
been deterained. and this work was undertaken to pro-
vide statistics of failure and information about 
_chan1_ of failure in refractory late MISFITs. 
Test transistors were stressed UDder conditions of 
high temperature and forward gate current to enhance 
failure; results of work at ISO °c and 275 °c are 
reported here. 
Introduction 
Until recently. the sea1conductor industry metal 
standard for MISFIT fabrication was alllllin_, par-
ticularly for the gate. The reliability of aluminlllR 
1-10 
metallized MlSlETs has been extensively studied, 
and certain failure .. c:hanisas bave been identified, 
all involving the aluminlllR gate .. tallization. The 
_st important of these are aluaillUIII electromigration 
and lold-alURinum phase formation. The failure prob-
1_ in aluminlD metallized power MlSFETs has become 
so acute that the alumiDlD gate is being abandoned, 
and a refractory gate is being introduced in its 
place. This gate consists of a refractory .. tal 
Schottky contact and a conducting SOld metallization, 
separated by some intermediate metal to provide metal-
lurgical stability; the most common refractory gate 
is titaniID-platinum-gold. The reliability of refrac-
tory late MlSFETs bas been assuaed to be better than 
that of aluminum gate MlSFETs. However, electro-
migration bas been observed in goldll- 12 and in tita-
nium-gold l 3-14 films, and failure _des in refractory 
gate devices similar to those in aluminUIII gate devices 
are possible. Tbis work was undertaken to obtain 
statistica on failure for and to determine failure 
modes of refractory gate MESFlTs. 
Experiment.al Procedure 
The HESlET used in this work is the Teus Instru-
ments HS801 ga11i_ arsenide transistor in the strip-
line package. Each packaged chip consists of two 
individual cells, each cell delivering 250 mW of micro-
wave power at 8 GHz; o)nly one of the cells is used in 
the HS801. Normally, the chip is sealed in epgZ1 for 
protection; however, the epoxy fails near 200 C, so 
that the devices tested here were unencapsulated to 
permit measurements at higher temperatures. Source 
and drain ohmic contacts are formed by evaporating a 
gold-Iermanium-nickel layer over the entire contact 
region and alloying, evaporating titanium-gold or 
chrome-gold, then gold-plating the aource and drain 
pad regions. The source-drain separation is 6 pm; 
four central gate stripes, 2 pm by .006 inch, are 
connected in parallel at the gate pad. The gate 
stripes and pad are formed by electron beam evaporating 
successive layers of titanium (the Schottky contact), 
platinum and gold. 
The test fixture is made from a nickel-clad high 
temperature laminate; contact is made between a high 
temperat'lre PC board connector and the device leads by 
*This work was supported by the Naval Air Syatema 
Command under Contract NOOOI4-78-C-0738. 
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way of striplines patterned in the nickel. The con-
nectors acc_date two fixtures aide-by-side; a 
ataiDless steel tray holds fourteen connectors. ao 
that up to twenty-eight devices can be stressed s1aul-
taneously. The temperature test cbaaber is a 315 °c 
inert las oven configured for nitrolen flow. A three 
inch diameter feedthrouah port, c,pped with a PTF! 
feedthrough. completes the teat chamber arrangement. 
A thermocouple measures the temperature at the geo-
metric center of the tray at sample height. 
The devices were stressed electrically at two 
~hannel temperatures, ISO °c and 275 °C. Electrical 
stress consisted of biasing each device near Idss and 
driving the gate into forward condition, in some cases, 
quite heavily. The devices could not be biased at the 
same values of Idss ' and st.ultaneously at the same 
drain-source voltales, because of their different 
characteristics; in order to maintain equal DC channel 
power dissipation, and equal channel temperatures for 
all devices during stress, the device with the lowest 
Idss curve (Vgs - 0) was biased at the intersection 
of the load line and the Idas curve and the other 
devices (at the same chamber temperature) were biased 
at a drain current equal to that value of I das• For 
equal load lines, all devices then were biased at the 
same quiescent value of V da. Although the other de-
vices were biased below their Idss values, forward 
gate current flowed for suff~cient positive late-
source voltage swing. The gate-source voltage awinga 
were set to provide equal drain-source voltage awings, 
in order to obtain the same AC channel power dis-
sipation. 
The output resistance of the MESFET becomes nega-
tive at certain valuea of the drain current and drain-
source voltage. It the load line passes through a 
region of device negative resistance, there is a con-
siderable possibility of· oscillation, so that the 
drain resistance must be such BS to limit operation to 
a safe region, that is, to a region of positive output 
resistance. The safe value of the drain resistance is 
obtained by drawing a load line which begins at the 
drain bias voltage on the Vds axis and which crosse~ 
the Idss curve at its corner, just below the point at 
which the output resistancp. becomes ne&ative. This 
value is, of course, different for different devices, 
and even for a sin8le device at various teaperatures. 
Idss decreases with increasing temperature; for a 
given transistor, a drain resistor will have its high-
est skfe value at the highest test temperature. If 
that highest value is chosen as the drain load, the 
load line will be safe at all lower temperatures. 
Furthermore, if that safe value is calculated on the 
basis of the lowest ldas curve out of the entire set. 
. of transistors, that value will assure a safe load 
line for every device in the set, at any ~emperature 
below the maximum test temperature. (This assumes 
that all devices exhibit roughly the same pe=centage 
decrease in Idss with increasing temperature; the as-
sumption was validated by comparing tbe b~havior of 
several devices.) If the same load resistance is used 
for every test device, each HESFET can be biased to 
the same quiescent point, and driven with identical 
AC swings, The average drain power dissipated is the 
-
same for each device, so that power (of channel tem-
perature) is the same; however, if the sste of each 
device is driven into forward conduction, the forward 
current drswn by each sate is different for equal 
drain current swinas (for different Idss values). 
The statistically sisnificant strea~ is then the for-
ward sate current. 
The sate voltase waa varied around its quiescent 
point, so that forward current flowed only durins part 
of the At cycle. Very low reverse sate currents 
flowed when the drain current was below Idss ' that is, 
for nesarive sate-source swinss, so that a roughly 
half-wave rectified forward sate current w~s obtained; 
true sinusoidal behavior could not be obtained be-
cause of the non-linearity of the d.ode cur~~. The 
hiah temperature streas was interrupted at logarithmic 
time intervals and the devices were cooled down to 
room temperature for failure characterization. The 
stress periods were nominally 20, 50, 100, 200, 500, 
and 1000 hours. 
Electrical Heasurements 
Five measurements were orisinally planned for 
hiSh temperature characterization and failure analysis: 
the characteristic curves, from which the transcon-
ductance, ~, could be obtained; the pinch-off vol~ 
tase, Vpo; an Idss ~ Vds r.urve; the sate-source re-
verse leakage current (drain-source short), I ; 
rgss 
the forward sate-source current-voltage characteris-
tics (drain-source short). If ; and the zero bias 
SSS 
gate-source capacitance (drain-source short). C . 
SSS 
The capacitance measurement could not be performed 
because of the very hiSh parasitics associated with 
the test assembly. The gate leakage current measure-
ments were not made at elevated temperatures. inasmuch 
as the very high reverse gate-source currents made 
these measurements impractical. The time required to 
make a complete series of measurements at high tem-
peratures for the total number of devices involved 
was long enough to be comparable to the stress periods 
between room temperature measurement; elimination of 
the reverse leakage measurement, which is primarily of 
value as a room temperature failure criterion, reduced 
the total high temperature measurement time signifi-
cantly. In order to reduce the time even more, high 
resolution pinch-off voltage measurements were not 
made at elevated temperatures; that is, V could be po 
estimated from the high temperature characteristic 
curves, but no special measurement was made. The 
pinch-off voltage, like the sate-source reverse 
leaka~e, is a useful room temperature failure cri-
terion. Howevel, the characteristic curves, I dss ' 
snd If ,can be related theoretically to tem-gss 
perature; these measurements were performed for every 
device at high temperature. The forward gate-source 
current measurements are particularly important, 
inasmuch as they provide the n-::actors and saturation 
currents (and barrier heights) for the gate Schottky 
diodes. Characterization of the devices was performed 
initially at room temperature and each time the de-
vices were cooled back to room temperature (nominally 
at 20. 50, 100, 200, 500, and 1000 hours) after a high 
temperature stress. High temperature measurements 
were made after the oven temperature had stabilized at 
its high temperature value. just before the oven power 
was turned off to cool the devices. and at daily in-
tervals in between. 
64 
Results .!!!!l Discussion 
Idss .!!.:. V ds curves were obtained and provided 
values of Idss at Vds - 2.5 V and at Vds - 0.5 V; the 
latter is essentially the slope of the Idss curve be-
fore current saturation. and is related to the channel 
resistance. The pinch-off voltage was defined ss the 
gate-source voltage required to re4uce the drain cur-
rent. at Vds • 2.5 V, to 20% of the value of Idss at 
that voltage. Inasmuch as Idss chanaed durina the 
streas, two pinch-off measurements were made; one was 
based on the original value of Idss before streas, 
l daso ' and the other, on the valu," of ldas at the time 
of the pinch-off voltase measurement. The characteris-
tic curves were slso obtained and the values of the 
transconductance. ~, were calculated at the point of 
intersection of the load line and Vda • 2.5 V. The 
reverse leakage current. I , was measured at a nesa-
rgss 
tive gate-source vultsge of 4 V, with a drain-source 
short. Finally, the forward gate-source diode charac-
teristics, with a drain-source short were measured. 
The hiah temperature measurements were made under the 
same conditions, except that the pinch-off voltase and 
the reverse gate leakage current were not measured. 
The zero voltase saturation current, la' and the 
ideality factor. n, were calc~lated from the measured 
forward gate-source diode characteristics. The bar-
rier height at the gate-source interface was estimated 
from the values of Is at room temperature and at the 
stress temperature. Failed devices were examined 
under a microscope, and their appearance was compared 
with the appearance of Similarly stress unfailed de-
vices. 
Ten devices gut of twenty-one failed as a result 
of stress at 150 C; seven failed catastrophically be-
cause of damage to the gate lead and pad (five) or to 
the drain pad (two), and three exhibited electrically 
degraded behavior. Two of the latter became leaky, 
while the third exhibited a sharp reduction in Idss ; 
no physical changes could be seen in the three under 
the microscope. There was no clear chanae in any of 
the measured electrical parameters for any device pre-
ceding failure, nor for any unfailed device to t~e end 
of stress, either at room temperature or at 150 C; in 
other words, there was no obvious electrical indication 
of degradation or as a precursor for catastrophic fail-
ure. No evidence of electromigration could be seen by 
o,tical microscopy inoany devic~, failed or not. 
These results at 150 C are consistent with results 
obtained in other DC and RF measurements. 15 
Tw~ty devices were stressed at 275 OCt seventeen 
failed catastrophically. Six of the catastrophic fail-
ures were infant failures, occurrina at the stress 
temperature within five hours of the beginning of the 
stress. The electrical failure mode here was hiah sate 
leakage and high channel resistance; microscopic ezami-
nation revealed gate pad damage in every case, with a 
burned area bridging the gate pad and source pad. Some 
drain-source common damage was also observed, but this 
may have been spill-over. The other eleven devices 
failed at times up to 1000 hours; six had hiSh sate 
leakage and five were open sates. The open sate d~· 
vices had lost their gate leads; the sate pads were 
blackened and heavily damaged. Four of the six de-
vices with high gate leakage displayed the same kind 
of gate pad-source pad damage and bridgina as did the 
infant failures. It was not possible to determine 
from the microscopic examination whether the gate pad 
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failed, or if it fused as the result of failure else-
where in the device. 
The eleven devices failed at the stress tem-
perature also. All failed before the final room 
temperature measurements, at 1000 hours, could be 
performed. However, certain room temperature trends 
could be established by SOO hours of stress. In 
general, Idss decreased from its pre-stress value. 
on the average, by 12%. although decreases as great 
as 25% were observed; channel resistance increased 
by around 15%; differential transconductance re-
asined about the same. although the absolute trans-
conductance decreased because of the compression of 
the characteristic curves; pinch-off voltage de-
creased because of the reduction in I dss ; the re-
. verse leakage current became very high. in the order 
of microamperes. The zero bias saturation current 
showed considerable variation; it is difficult to 
obtain precise values of Is inasmuch as an extrapo-
lation to zero voltage is required. and a small 
change in the slope (the ideality factor, n) of the 
forward log current vs. voltage curve will introduce 
considerable 1naccur~. The ideality factor, n, 
increased from between 1.12 and 1.28 to around 1.18 
to 1.47. The barrier height at the gate-substrate 
interface was estimated, and decreased, in general, 
from around 0.8 eV to 0.7 eV. 
The devices which did not fail catastrophically 
exhibited the same trends, except that the changes 
after 1000 hours of stress were greater than those 
after 500 hours for the failed devices. Idss de-
creased by an average of 17%; channel resistance 
increased by around 30%; the reverse leakage current 
was in the order of tens of microamperes; the change 
in n was about the same as for the failed devices; 
and the estimated barrier height decreased from ~ome 
0.8 eV to 0.6 eV. 
Excluding the infant failures, all devices, in-
cluding those which did not fail catastrophically, 
showed significant alterations in the drain stripe 
metallization. There was also some lifting of the 
silicon nitride overcoat; this is probably an effect 
of the high stress temperature, inasmuch as it also 
occurred in the adjacent cell, which had no gate or 
drain connection, and carried no current. There was 
a build-up of metal at the gate pad end of the drain 
stripes, appearing as raised hillocks, and a thinning 
of the drain stripes near the drain pad. This is a 
surprising result, and does not agree with other ob-
servationa on similar devicea under RF conditions, 16 
in which the direction of metal migration is toward 
the drain pad end of the drain stripes. The latter 
results, however, were obtained with essentially 
linear operation, and in the stresses imposed in this 
work, substantial forward gate current (between 50 mA 
and 100 mA) flowed. No control mea8urements on only 
DC biased devices were made at 275 C, so that it is 
not possible to assess the effects of the forward 
sate current at this time. 
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ELECTRICAL SWITCHING IN CADMIUM BORACI!! SINGLE CltYSTALS 
Tatsuo Takahashi and OaaBU Yamada 
RCA Research Laboratories, Inc., Hachida City, Tokyo, Japan 
Abstract - Cadmiua boracite single crystals at high 
temperatures (~ lOO·C) were found to exhibit a 
reversible electric field-induced transition between 
a highly insulativeand a conductiVf' state. The 
switching threshold io smaller than a few volts fOl 
an electrode spacing of a few tenth of a millimeter 
corresponding to an electric field of 102 ~ 103 V/cm. 
This is much smaller than the dielectric break-down 
field for an insulator such as boracite. The insuia-
tive state reappears after voltage removal. A pulse 
technique revealed two different types of &witching. 
Unstable switching occurs when the pulse voltage 
slightly exceeds the switching threshold and is d,arac-
terized by a pre-switching delay and also a residual 
current after voltage pulse removal. A &t3ble type of 
switching occurs when the voltage becomes sufficiently 
high. Possible device appli~ations of this SWitching 
phenomenon are discussed. 
In r.roduct ion 
A series of compounds having a chemical f01'1Bula 
"3B70l31 (M = divalent metal, 1 ~ halogen) ha~ been 
known to be isostructural with I~ mineral magnesium 
chlorine boracite (MSJ B70l3Cl). - These compounds 
have an orthorhombic C~v-pca structure at room tem-
perature and transform to a cubic ~-F43C structure 
at a higher temperature. Extensive investigations 
of physical properties of boracite compounds were made 
in the past and some boracites were found to be ferro-
electric and ~!§romagnetic simultaneo~ly at low 
temgeratures. Recently, we have successfully grown 
single crystals of Cd boracites, Cd3B70l31; X· Cl or 
Br, by a chemical vapor transport method. 10 The 
crystallographic transition temperatures were 520 + 
5·~ for the Cd-Cl boracite and 430 + 5·C for the Cd-Dr 
boracite. During measurements on thue crystals, we 
found that the crystals abruptly became conductive 
when a dc bias voltage was applied at above 300·C, 
temperatures considerably below the transition tem-
perature. The switching was reproducible and closely 
11 
resembled that observed in chalcogenide glasses. 
However, the critical field strength required for such 
2 3 
switching (10 ~ 10 V/cm) was at least one or two 
orders of magnitude smaller than that in the case of 
amurph~us semiconductors. The results of de and pulse 
measurements of this interesting switching phenomenon 
are described below. Possible device applications of 
tlis phenomenon will also be discussed. 
Sample Preparation and Measuring Technique 
The Cd boracite crystals were grown by a method 
described elsewhere. IO The crystals (max. edge length 
~5 ma) were cut into slices having a simple crystallo-
graphic face such as (100), (110), and (Ill) i~ 
pseudo-cubic indices. Each slice was ground and 
polished with ~iamond paste. Electrodes of AulCr film 
were evaporated. The Cr inner layer adheres rigidly 
to boracite surface to make a good supporting film for 
the Au overlayer. Gold lead wires were attached to the 
electrodes with Ag-conducting paste. In the dc 
measurements, the sample was connected in series with 
a large protective load resistance ~ (10 ~ 100 Kn). 
A voltage across the sample (X) and s current through 
the load reaistance (Y) were recorded on an X-Y 
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recorder. 
In the pulse measurements, the pulse generator (Toyo 
Telesonics) was capable of delivering a square pulse of 
maximum amplitude 10 V with various pulse lenaths (1 
\.Isec '" 10 maec) and pulse repetition rates (single 
sweep ~106 pulses/sec). Both the dc pulse and the 
current through a 50 Kn load resistance were recorded 
on a storage oscilloscope (Tektronix type 564). 
DC Measurement 
When a crystal was heated to above a certain critical 
temperature Tc' the cryst~l could be made conductive 
upon the application of a dc voltage. Figure 1 is a 
schematic illustration of current-voltage characteris-
tics for such switching. As can be seen, the switching 
is symmetrical with respect to voltage polarity. 
Before switching, the current is determined by the 
sample resistance since it is much larger than ~. 
Fig. 1. dc current-voltage characteristics of a 
Cd-X boracite crystal (X • CI or Dr) at T ~ Tc. 
After the threshold is exceeded, a negative resistance 
region appears. In the 'on' state, the dynamic resist-
ance of the sample dV/dI takes a small positive or zero 
value. Unlike the case of threshold switching in 
amorphous semiconductors, there does not exist a criti-
cal current, or a so-called holding current at which 
11 the sample abruptly switches back to the 'off' state. 
I~ seems that the sample gradually returns to the 'off' 
state as the current is decreased. Therefore, the 
sample resistance in the 'on' state cannot be ~learly 
defined. The threshold voltage Vth is dependent upon 
temperature and decreases with temperature increase. 
In Fig. 2, the temperature variation of Vth for Cd-Cl 
boracite sandwich electrode samples of two different 
thickness are shown. Figure 3 is a similar result for 
a Cd-Dr boracite sandwich electrode sample that shows 
the presence of temperature hysteresis on c~oling. An 
apparent critical temperature Tc' obtained by extra-
polating Vth to infinity, is dependent upon sample 
thickness. The thicker the sample, the higher Tc. The 
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threshold voltage Vth is not a linear function of 
thickness ; t he critical field increases with thickness . 
The Vth vs t mpera ture curve does nc. show any anomaly 
at the crystallographic transition temperature T at 
tr 10 
which the peculiar twin lamellar structure disappears. 
It may be pointed out that Tc for thinner samples is 
indeed very close to the inflexion temperature which 
appeared in diff rential thermal analysis (OTA) curves 
of the crystal which are believed to show the exist-
ence of a higher order phase transition . Much the 
same results were obtained in the case of coplanar 
electrode samples. 
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Fig. 2 . Threshold voltage V as a function of tem-
perature for two Cd- Cl borac£~e sandwich electrode 
sample~ with different electrode spacings. 
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Fig. 3. Th reshold voltage V as a function of 
temperature for a Cd-Br boraS~te sandwich electrode 
sample. 
When a sample is kept in the 'on' state at a certain 
temperature, stabilization of the conductive state 
seems Co set in. That is, if the 'on' atatP. is main-
tained for a ShOl·t time, V th measured immedintely 
~fterwar~s is considerably smaller than its previous 
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value. After r peated switchings, the 'on' state is 
temporarily stabilized. Th stabilization of th ' on ' 
state, or 'memory switching, ' is lways preceded by 
threshold swit ching in Cd boracites, JUSt as in the 
11 case of memory Switching in chalcogenide glasses. 
The stabilized ' on ' state in Cd boracites eventually 
returns to the 'o ff ' state after the removal of a dc 
voltage. Complete recovery requires times ranging 
from seconds to hours. The occurrence of stabilization 
of an ' on' state makes interpretation of dc measure-
ments somewhat ambiguous. Accordingly, pulse 
measurements were carried out with results as next 
discussed below . 
Pulse Experiments 
Threshold Switching was clearly observed in the 
pulse experiments. The critical temperature for 
switching was comparable to that observed in the dc 
experiments. However, there occur red several other 
peculiar phenomena not observed in the dc experiments . 
Two di f ferent types of switching were distinguished 
in the pulse experiments . The first type appears near 
the voltage switching threshold and is characterized 
by a time delay before swi tching and by an uns table 
current . There also exists residual current after the 
pulse is removed. In Fig. 4, an example of such 
'unstable' switching is shown. The photograph was 
taken by multiple exposures at various pulse voltages. 
Fig. 4 . Scope trace of unstable switching pulse 
(multiple exposure). Cd-Br boracite sandwich elec-
trode sample with ele~~code spacing 0.38mm ; voltage 
(upIJer trace) of 1·.,fdiv; current (lower trace) of 
40~A/div; time of 2 maec/div; single sweep trace; 
and temp of 340· ± 2·C . 
As can be seen, the delay time shortens as the voltage 
increases . After the removal of the pulse, thr current 
disappears with a decay time of 15 ~ 20 ~sec. An 
example of such a decaying current is shown in Fig. S. 
When Lhe applied voltage becomes much larger than the 
threshold voltage io r unstab l e switching, the switching 
begins to take place with almost no delay. The current 
is stable and disapp~ars instantaneously after the 
r emoval of voltage (Fig. 6). Typical threshold voltage 
values for unstable switching Vth(USSW) and threshold 
voltage values for stable switching Vr h (SSW) o r vari-
ous pulse lengths are shown in Table J . These voltage 
data were taken under constant duty operat~ln , i.e., 
pulse length (sec) X pulse repetition se ) - 0.1 . 
As can be seen, both Vth's increase 3S the pulse length 
decreases. Vth(SSW) is at least 3 ~ 4 times Vth(USSW). 
When the applied voltage i a kept conatant , there exists 
a critical pulse repetition rate at which ~nstable 
switching takes place. The critical pul se repetition 
rate incr ases wi th d creasing pulse length as exp c-
ted. In all cases , little or no St bili zstion effec t 
was observed after repeated applications of voltage 
pulses. 
Fig. 5. Scope trace of unstable switching pulses . 
Cd-Cl boracite sandwich electrode sample with elec-
trode spacing of 0.48mm; voltage (upper trace) of 
5V/div; current (lower trace) of 40 \lA/ div; time of 
5 ~sec/ div; pulse repetition rate of 2 KPPS; and 
temp of 345° + 2°C. 
Fig. 6. Scope trace of stable switching pulses. The 
sample is the same as in Fig .5 with voltage (upper 
trace) of 2V/div; current (lower trace) of 40~A/div; 
time of 5 ~sec/div; pulse repetition rate of 10 KPPS; 
and temp of 345° + 2°C . 
Table 
at high temp ratures by t he diffusion of Ag through 
th Au/Cr film. It was fo und that the sample did not 
switch when a Au lead wire was thermally bonded onto 
the Au/Cr film. It seems that Ag is indispensable to 
form a good electric contact to a boracite crystal. 
Howeve r, little i s understood about the electrode 
effect s well as the switching phenomenon in general 
at present. S veral .mechanisms that had been proposed 
to account for the other switching phenomena have been 
discussed i n connection with the switching in Cd-
boracite crystals elsewhere. 12 
Device Applications 
A number of funct ional devices can be fabricated by 
making use of the newly found threshold switching in 
Cd-boracite single crystals . Since the switching takes 
place only at high temperatures (~ 300°C), such devices 
may be found to be useful in the fields where a high 
ambient temperature or a lack of workable heat sink 
prevents the use of ordinary solid state devices. Such 
devices include: 
1. Current controlling devices having non-blocking 
Ag electrodes for dc, dc pulse and ac circuits 
(symmet ric devices) . 
2. Current controlling devices having one blocking 
and one non-blocking electrode (asymme tric devices). 
Such asymmetric electrocie deviCEs can be used in a 
logic circuit for dc and dc pulse voltages. 
3. Current recLif' ers for low frequency ac. 
Since the operative principle of devices of first 
and second categories are obvious from the foregoing 
discussion, only the current rectifiers will be des-
c r i bed in some c~tail. Figures 7 and 8 show the 
circuits for half-wave and full -wave rectifiers, res-
pectively . The half-wave rectifier of Fig. 7 consis ts 
of an ac source, a load resistance ~, a blocking 
capacitance Cb , a horacite crystal element, and a dc 
R 
Boraci1e 
r----..,..";" Crystal 
Vth's for Constant Duty Operation Rl 
Pulse Width Pulse Vth(USSW) V th (SSW) 
Repetition 
(sec) (Pulses/sec) (V) (V) 
10-6 105 2 7 
10-5 104 1.2 
10-4 10 3 0.2 '" 0.4 
10-3 102 0.2 
'" 
0.3 
10-2 10 0.3 
'" 
0.4 
Sample: Cd-Cl borac i te (001) cut, 0.48 mID thick, 
T • 340 + 2°C. 
' u 
3 
4 
4 
3 
8 
Throughout the present switching experiments, dc or 
pulse, the a forementioned SWitching characteristics 
changed little with crystallosraphic orientation of 
the sample . 
In the present experiment , Au lead wires were 
attached tv the sample with Ag-conducting paste. In 
this case, a Ag-boracite contact is presunu>bly formed 
Fig. 7. Circuit of half-wave boracite rectifier. 
Fig. 8. Circuit of full-wave boracite rectifier. 
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control circuit. The boracite element in this case 
can be etther a symmetric or asymmetric device. The 
dc control circuit consis~s of a variable dc vcltage 
source and s large protective resistance R to block p 
ac current. When a small ac voltsge is applied 
followed by a dc voltage, s regulated current begins 
to flow a t a critical dc voltage. Figure 9 shows a 
scope trace of such a regulated current . Because of 
Fig.9. Scope trace of ac half-wave rectified current. 
Cd-Br ~oracite sandwich electrode sample with elec-
trode spacing & 0.30mm, ~= 100 n, R = 100Kn, C = 
10 ~F, Vd = 8 . 0V, and temp = 395 0 + P2°C. Ac r&cti-
c -
fied current (upper trace): 0.05V/div . Applied 50Hz 
ac voltage (lower trace): 0.5V/div. Time : 5msec/div . 
the threshold switching characteristics of boracite 
crystal, the current appears in the form of re &ularly 
repeated pulses. The direction of current is reversed 
when the polarity of dc voltage (Vdc ) is reversed . For 
stable operation of the half-wave rectifier, an upper 
limit (maximum) exists for both Vdc and Vac' For Vdc ' 
it is about ten times the minimum voltage. The maximum 
of V is much s maller than that of V The bias dc 
ac dc 
voltage, both min i mum and maximum, required for the 
rectifying effect to take place increases with increas-
ing current or power in the ac circuit . This observa-
tion cannot be explained but it seems that the response 
of the Cd boracite element is different ~hen ac and de 
are applied s1.mu1taneously as compared to the Case of 
dc or ac used alone . 
The full-wave rectifier of Fig. 8 consists of an ac 
source, a load resistance ~, two blocking capacitances 
Fig.IO. Scope trace of ac full-wave rectified curren~ 
Cd-Br boracite coplanar trielectrode ssmple with 
electrode spacing · 0.20mm; ~.lOon, Rp. 100Kn; CbI , 
CbII·IO~F; VdC· 15V; and temp· 301
0 ± 2°C. 
Ac re c titied current (upper trace): O.lV/div. Applied 
50 Hz BC voltage (lower t race): 0 .5V/div. 
Time: 5 msec/div . 
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Cbl , Cb2 , a boracite element, and a de controlling 
circuit. The boracit el ment 1n this rectifier has 
three lectrodes. In Fig. d, the two sid electrodes 
are positively biased with respect to the middle one. 
The current t"rough ~ will be i l in the first half cycle 
of ac and i2 in the next hslf cycle so that the fu1l-
wave rectification will be completed. 
of current through ~ reverses when the 
side and middle electrodes is reversed . 
The direction 
polarity of 
Figure 10 
shows a scope t race of such s recllfled current 
obtained by the circuit of Fig . O. As in the case of 
half-wave rectification, the minimum dc bias voltage 
increased with increasing ac voltage. 
The above examples are illustrative of potential 
usefulness. Other circuit applications of the Cd 
boracite switching devices seem possible . 
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WHATEVER HAPPENED TO SILICON CARBIDE 
R. B. Campbell 
Westinghouse Electric Corporation 
P. O. Box 10864 
Pittsburgh, PA 15236 
Summary 
Silicon carbide has been used extensively as an 
abrasive, but only in the last twenty-five years has 
its potential as a semiconductor been exploited. The 
rationale for SiC semiconductor devices is their high 
temperature performance. Rectifiers, field effect 
transistors, charged particle detectors, and other 
devices operate efficiently at temperat'~!'4s about 
8000 K. 
It is the purpose of this pap~r to examine the 
progress made in SiC devices in the 1955-1975 time 
frame and suggest reasons for the present lack of 
interest in this unique material. ·1;.e data given in 
this paper has been abstracted from previously pub-
lished work. 
Introduction 
In the last seventy years, considerable use has 
been made of the abrasive characteristics of silicon 
carbide (hereafter SiC); however, only recently were 
its potentialities as a semiconductor exploited. (1-4) 
It is the purpose of this paper to discuss SiC devices 
in the 1955-1975 time frame. Since SiC device proper-
ties are intimately connected with its material proper-
ties, crystal growth and fabrication techniques will 
also be discussed. Finally, I will suggest reasons it 
is no longer considered a viable product for exploita-
tion. 
The work discussed in this paper was perfJrmed at 
various industrial and college research laboratories. 
These programs are no longer active, and there are no 
known plans or interest in their reactivation. 
Physical and Chemical Properties 
Silicon carbide exi.sts in the hexagonal (a) and 
cubic (8) phases wit~ the a phase occurring in a vari-
ety of polytypes. The various forma of SiC have the 
largest energy gaps found in common semiconductor 
materials, ranging from 2.39 eV (cubic) to 3.33 eV (2H~ 
The bonding of Si and C atoms is basically covalent 
with about 12% ionic bonding. The structures are tem-
perature stable below l8000 C and thus form a family of 
semiconductors useful for high temperature electronic 
devices. Table 1 shows the lattice parameters and 
energy gap (OOK) for the common polytypes. 
Tabla 1. LatUca ColUlteJIt8 eJld BurlY Gap of c-a SlC Polyt" .. 
LatUca ~I)_tara BurlY Gap (O·K) 
Snucture 
2ft a. 3.09 , c· 5.048 3.33 
48 a. 3.09 , c • 10.05 3.26 
68 a • 3.0817, c • 15.1183 3.02 
33& 3.01 
151 • • 3.079 , c. 37.78 2.986 
211 • • 3.079 , c • 52 •• 2.86 
• 2.10 - 2.90 
cublc-3c • • 4.359 2.)9 
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SiC is inert to nearly all laboratory reagents, 
and the usual techniques for cheaical etching employ 
molten salt or salt mixtures (NaOH, Na20, borax) at 
temperaturea above 6000C. Electrolytic etching, suita-
ble for p-type material and etching with gaseous chlo-
rine near 10000C, may also be used. 
The physical hardness and chemical inertness im-
pose great restraints on device fabrication techniques. 
Although SiC technology has progressed along the same 
lines as that of silicon, many techniques had to be 
developed which were peculiar to SiC and which inevi-
tably made the fabrication more difficult and expen-
sive. 
Methods of Preparation 
The oldest and perhaps the best known method of 
SiC crystal growth is the sublimation method. This 
technique uses the vaporization of a SiC charge at 
about 25000 C into a cooler cavity with subsequent con-
densation. Initially the charge formed its own cavity, 
but more uniform crystals are grown when a thin graph-
ite cylinder is used in the center of the charge. This 
thin cylinder also reduces the number of nucleations so 
that fewer but more perfect crystals are grown. The 
crystals are grown as thin hexagonal platelets, perpen-
dicular to the growth cavity. Doped crystalS, contain-
ing p-n junctions, can be prepared by adding proper 
dopants to the ambient during growth. The power r, 'cti-
fiers, to be described later, were prepared by this 
method. 
Other methods of crystal growth are epitaxy, trav-
eling solvent and solution growth. 
The hexa§onal a phase is grown epitaxially from 
17250 to 1775 C with the cubic phase being grown from 
l6600 C to l7000 C. In both cases, ~qual molar percent-
ages of CC14 and SiC14 are used. Polished and etched 
SiC crystals were generally used as substrates although 
Ryan and co-workers at Air Force Cambridge Research 
Laboratory hsve investigated the growth of SiC onto 
carbon substrates using the hydrogen reduction of 
methyltrichlorosilane (CH3SiC13) (called the vapor-
liquid-solid growth). At 15000 C, a-SiC whiskers on the 
order of 5 mm long by 1 mm diameter were grown. These 
whiskers were of the relatively rate 2H polytype. 
SiC crystals have been grown together, and p-n 
junctions formed by passing a heat zone through two SiC 
~rystals separated by a solvent metal (traveling sol-
vent). 1be temperature gradient across the thin sol-
vent zone causes dissolution at both solvent-solid 
interfaces. However, the equilibrium solubility of SiC 
in the solvent is greater at the hotter interface, a 
cOllcentration g!'adient is established. The solute, 
then, will diffuse across the liquid zone and precipi-
tate onto the cooler crystal. In this way, two dissim~ 
lar conductivity type SiC crystals can be grown togeth-
er. 
In the solution growth technique, a small amount 
of SiC is dissolved in moltpn 3i (or in some cases Fe 
or Cr). As the melt is slowly cooled, the SiC becomes 
less soluble; and SiC crystals nucleate and grow in the 
crucible on prepared graphite substrates. The grown 
crystals are normally of the 8-phase. Improvements in 
the crucible geometry and cooling rates have led to 
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cubic crYltala up to 4 sa acroll and 0.1 .. thick. 
Vith the use of pure Itartinl materials and extensive 
degaasing, quite pure crylta1s can be grown; and 
electron mobilities of 500 ca2 per volt-sec have been 
l118asured. 
Device Techniquee 
The specific device techniques used will vary 
from device to device, and it is the purpose of this 
section to discusa fabrication .ethods in a lenera1 
manner. In later aections when the individual devices 
are described, any special techniques required will be 
d1acussed. 
The .echanica1 shaping of a hard rrysta1 such as 
SiC is generally accomplished by scribina and br~king, 
lapping and po1ishinl, ultrasonic cutting and air 
sbralive cuttin~. Boron carbide and/or diamond sre 
uaed for these purposes since they are the only mate-
rials sufficiently hard. 
Scribing the crystal with a diamond point and 
breaking it along the scribe line can also be used. 
As wIll be discussed later, a number of field effect 
transistors were fabricated on a single crystal; and 
these transistors were separated by scribing. Obvi-
ously this is best carried out on a scribing machine. 
All of these mechanical shaping operations inevi-
tably leave surface and bulk damage in the crysL~l. 
Some studies have indicated that the damage may propa-
gate into the crystal by microcracks to a depth of tens 
of microns. For optimum device performance this dam-
age must be removed. e.g., by chemical etching. 
The etching of SiC USing molten salts has been 
described in detail by Faust in 1959. In his paper. 
Faust describes the side of the SiC crystal which 
etches in a rough "wormy" pattern using molten salt on 
the carbon side and the side where the etch is smooth 
as the silicon side. TI.1s data has also been con-
firmed by Brack in 1~65. USing X-ray techniques. 
Chang and co-workers studied the diffusion of 
aluminum into SiC from 17500C to 21000C. using both 
closed tube and open tube flowing gas techniques. 
Since the SiC crystals will decompose at these temper-
atures. it was neCeJSKry to provide an equilibrium 
pressure of Si an~ C vapor species around the crystals 
during the diffusion process. Griffiths in 1965 and 
Vodakov et al in 1966 reported further experiments 
using similar techniques. The activation energy for 
the diffusion of aluminum into SiC found in these 
three studies agreed within 5X (-4.8 eV). 
Further refinements in unpublished work by Canepa 
and Roberts of the Westinghouse R&D Center reSUlting in 
junction depletion widths up to 25 ~m were obtained 
using a combination of infinite source and finite 
source diffusion techniques. 
Another technique is to use gaseous etching, e.g •• 
Cl2 at 950
0C to l0500C (Thibault) or Cl2 + O2 at lOOOoC 
(Smith and Chang). 
Characteristics of SiC Devices 
Figure 1 shows the reverse characteristics of the 
IV properties of a SiC rectifier prepared by the grown 
junction method. operating at one .-pere and lOoC and 
5000C. The forward voltase~ of these devices, even at 
5000C, are always larger than 1 volt (half wave 
average). Thus far. rectifiers operating up to 10 A 
have been fabricated, and apecially pro"ellsed low 
current devices have exhibited reverse capability of 
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600 PIV. Tha reverse characteristic of SiC rectifiers 
generally show a "soft" breakover, rather than the 
eva1anche breakdown someti.es noted in silicon. This 
is .enerally attributed to the carrier generation 
mechanism at the junction and to local areas breaking 
down at different vo1ta.ea, so that the total effect ia 
one of gradually increasing reverse current. 
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Representative prorerties of silicon carbide 
grown junction rectifiers - reverse charac-
teristics 
Althou~h very limited life test data have been ob-
tained for these grown junction rectifiers, a few de-
vices have been 8perated at several amperes for up to 
200 hours at 500 C in air, with no change in electrical 
characteristics. Devices operating at one ampere and 
using approximately the same encapsulation have been 
successfully life tested for 1000 h~urs at 5000C. 
The operation of a p-n junction nuclear particle 
or photon detector depends on the collection of elec-
tron-hole pairs produced by the ionizing particle or 
photon as it passes through the detector. The elec-
tron-hole pBirs are separsted in the junction region, 
collected, and give rise to a charge or voltage pulse. 
Silicon photovoltaic diodes have b~en ~eve10ped for 
the detection of infrared and visible ~. iiation. These 
diodes exhibit a sharp drop in response as the wave-
length of the incident light approaches the u~traviolet 
region with most detectora showing negligible response 
o below 3000 A. Thia decreasing response is due to the 
increase in the absorption coefficient with decreasing 
wavelength. A large absorption coefficient indicates 
nearly all the !tght will be absorbed at the surface of 
the device, and electron-hole pairs generated may be at 
a great diatance from the p-n junction. Thus. surface 
effecta, luch as carr~er recombination, will decrease 
the responae of the detector. 
I 
I 
I 
SiC, with a band gap near 3.0 eV, has en absorp-
tion r:·efficient several ordera of magnitude less thsn 
that of Si at 4000 I, .nd therefore eurfaee effects 
would DO\. 0,' so important. Detectors :I8VC been pre-
pared frOil SiC, and the.e davices were to'J!'_'! to have 
s spectral re.ponse which were a maxilllWll ~" the ultra-
violet region and which could be shifted by varyi~g 
tbe junction depth. 
A Simple the~retical model was originally derived 
by Chana and Campbell which quantitatively explained 
the dependence of the peak wavelength on ~he junctt~n 
depth and tbe depletion widtb of the diode. ~nsid­
ered in this model ware tb£ wavalenatb end t.~drature 
dependences of tbe absorption cOAfficient in SiC be-
low the band edge. An approximation ~as made tbat at 
the peak response wavelength the t~ta] number of 
electron-~ole pairs generated tn the depletion layer 
is a maxiMum for a given intensity of transmitted 
radiation at the surface. 
Figure 2 shows the variation of peak res~onse 
wavelength calcul~ted from this model. The curves are 
shown for values of the effective depletion width (w) 
from w • 1 micron to w • 10 microns. 
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Peak spectral responsr of silicon carbide 
junct10n diode as a function of junction 
~epth (after Campbell and Chang) 
In addition to th~se photon det~ctors, SiC diode 
stru~tures, specially ~repared with graded junctions, 
haVA been used to detect alpha particles; and with the 
addition of a conversion layer, thermal neutrons have 
been counted. 
The fission products of U-235 irradiated with 
thermal neutrons are not unique but have a distribu-
tfon with two peaks occurring in the fission product 
mass distribution curve. The total energy liberated 
is 157 HeV with peaks at 66 and 91 HeV. Figure ~ 
shows a comparison of the alpha and fission product 
spectra for a SiC diode. The fission products spectra 
ar. very close to those predicted from the a-particle 
responae tekina into account the different diatribution 
in ths incident ensrey. The SiC diode, which had a 
peeked a-spectra, also shows a ,eek fission product 
spectra; in fact, the fission spertra of the diode 
resolves the double peaks. 
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Figure 3. Comparison of elpha particle and fission 
fragment counting of silicon carbide jnnc-
tion diode (after Canepa et al) 
Tur-nll diodes in SiC can be made by forming a 
heavily dOled alloyed junction in either n- or p-type 
~egenerate SiC crystals, using a very fast alloyfng 
cy~~~ similar ir rrinciple to that originally used to 
produce Ge tunnel diodes. Degenerate n-type SiC can 
~;.c grown readily With heavy nitrogen doping. The 
p-type degeneracy in SiC cannot be established udtil 
the uncompensated acceptor level approaches 1020 -
21 -3 10 em ,which ~as not been achieved. 
An operable SiC tUllnel diode was reported by Rutz 
in 1964. Tbe junction was forme~ by alloying Si in a 
nitrogen-containing atmosphere to very heavily Al-
20 20 doped a-SiC crystals (4.5 x 10 - 9 x 10 uncompen-
sated acceptors cm-3). The highest peak-to-valley 
current ratio achieved was 1.37 at room temperatur~, 
but negative resistance was obser/ed at temperatures 
as high as 500oC. The peak voltage is unususlly high, 
approximately O.9V and 240C. Figure 4 shows the IV 
characteristics of a SiC tunnel diode £t several tem-
peratures. 
The channel dimensinlUl and other device dimensions 
in a SiC junction gate field effect transistors are 
quite small due to the low carrier lifetime and cor-
respondingly short diffusion lengths. Thus, tbe fab-
rication of these devices require photolithographic 
techniques. Using a self-maskad diffusion process and 
gaseous etching (see Figure 5), Chang et al fabricated 
SiC VET's whichoexhibited current gain from room tem-
perature to 500 C. 
A silicon carbide thermistor was described by 
Campbell in 1973. This device takes advantage of the 
exponential decrease in resistance of a SiC JUDCtion 
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Figure 4. IV characteristics of silicon ~rbide tunnel 
diode from -1960 C to 4000 C (after ~tz) 
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Figure 5. Self __ sked diffusion technique 
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with teaperature. Sinee this resistance chanaes by an 
order of aaga1tude for every lOOOC teaperature change. 
a change of a few tenths of a degree is esally de-
tected. Prototype deviees have been operated several 
thousand hours (with frequent cyeling) without degrada-
tion. 
Conclusiona 
Thus far I have given a brief outline of SiC 
seaiconduetor devices and methods for their fabrica-
tion. The data given show that SiC deviees are feasi-
ble and have properties that should be of interest to 
sevf'ral high technology fields. 'Ibe question then 
arises: Why is there so little interest in this mate-
rial today. and why are there no SiC devices currently 
in use? 
I believe there are three specific reasons for 
this. First. iL the later 1960's there was a decline 
in corporate an.: Government R&D funding due to ecOllOlll-
ic eonditions. At this tille. SiC had not carved out 
its niche in th& semiconductor device market and thus 
was a prime ·candidate for any cutback. A second. SOllIe-
what related. cause was the disappearance of the small 
market where SiC devices did have a chance to make an 
impact. These were high technology areas such as near 
SUD space misSions. supersonic and hyperSOnic aircraft. 
etc. Uhen these IlIarkets disappeared. much of the 
f"terest in SiC also disapptoaced. Finally. the fabri-
L .ion techniques for SiC devices (including growth 
methods) c!iJ not improve appreciably in the twenty 
years under question. This lack of progress may have 
been due to misplaced empha£is in device progr_. but 
the net result ~ that the faurication techniques for 
SiC devices improved only slightly in this time span. 
Now, where do we go from here? I see no viable 
market for SiC seaiconductor devices in the near fu-
ture. Improved Si devices. better insulation. improved 
circuit design all mitigate against any extensive use 
of SiC devices. 'Ibis may be viewed as an uufortunate 
circumstance to aany of us ~~o were professionally and 
eaotionally involved with this interesting material 
for a number of years. 
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o
C 12 BIT ANALOG-TO-DIGITAL CONVERTER 
Lewis R. Smith and Paul R. Prozak 
BUrT-Brown Research Corporation 
Tucson, Arizona 
The 12 bit successive approximation Alb converter offers 
moderately high speed precision data conversion ~ a reason-
able level of cost and complexity. The ADCI OHT extend~ 
this capability over a temperature range of -55 to +200oC. 
No missing-code performance is maintolned over the entire 
temperohJre range . The converter is completely self-con-
tained with internol dock and + 10 volt reference. Rgure I 
shows a block diagran of the ADCI OHT. 
CONNECTION DIAGRAM 
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Rgure I 
The internal 12 bit D{A converter is a monolithic die-
lectricolly isolated chip. The successive approximation 
register (SAR) is a commercially available CMOS chip. The 
clock and the comparator were designed wi th a si ng I e lM 119 
dual comparator mode with conventional junction isolated 
bipolcr technolagy. The clock also contains an MOS 
capocitor chip and a nichrome thin film resistor network chip. 
These five chips moke up the basic AID converter. The 
reference circuit consists of a dielechicolly isolated op ~ 
chip, zener diode and nichrome thin film resistor network. 
The ADCIOHT can be used with on external +IOV reference, 
if desired. 
The SAR could hove been either bipolcr TIL or CMOS 
since both technologies exhibit altered hut useful charact-
eristics at temperatures well above 2rxPC. However, CMOS 
device; offer low power dissipation, so that the internol 
temperature of the hybrid circuit does not rise os much from 
self-heating. Also, CMOS SAR's hove better noise margins 
thon TIL devices at f:igh temperatures. 
A major problem at high temperature is that caused by 
pn junction leakage CUrTents. The largest of these cu.Tents 
is the epi to substrate CUrTent in junction isolated circuits 
due to the very large size of the isolation pn junction 
relative to the device junctions. In CMOS circuit·., these 
leakoges are returned to the supplies, and therefore, do no t 
degrade performance. Therefore, the logic keeps working 
at temperc:ture~ up to 25rPC. Above that temperature, a 
four loyer latch mechanism, Inherent to junction Isolated 
CMOS, limits the devices performance. 
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Since the internol D/A converter is dielectrlcally 
Isolated, there is no epi to substTOte leakage component. By 
eliminating this error mechanism, the useful temperature 
range of the device is Increased. Dielectric isolation Is also 
used in the reference circuit operational anplifier for similar 
reasons. 
Although the dual comparator is iunction isolated, the 
epl to substrate leakage currents are second stage effects and 4 
furthermore, tend to cancel out. Another potential difficulty 
in bipolar circuits is the poor performance of lateral pnp 
transistors at high temperature. This particular comparator 
does not contain any lateral transistors. Instead, resistors ore 
used for level shifting purposes. 
The nichrome thin film resistor networks ore stabilized 
at over 50CPC and, therefore, ore stableS at temperatures 
well above 20Cf'C. The CUrTent densities have been reduced 
by a Tc,:tor of three from those densities used in normal 
commercial proctice to prevent electromigratlon at 
high temperature.6 
The absolute V'Olue of resistors in the converter is not 
critical, but resistor tracking with tim e and temperature is 
very important. For this reason, criticol resistors of 
different values ore compri;ed of equal resistance elements. 
Thus, even though the resistors may shift due to the extreme 
ambient conditions, the linearity, gain and offset of the 
Alb converter itself should remain stable. 
The converter is packaged in a conventional 28 pin side-
brazed ceramic pockage . Figure 2 shows the placement of 
the various chips in this package. The eight chips ore 
eutecticolly attached to the substrate and ulto']sonic wi, e-
bonded to a doubl.! layer thick film substrate. The substrate 
is then attoched to the header using 0 high temperature gold 
ti n preform. 
ZEMER DIODE 
MICHROME THIM-FllM 
BIPOlAR 
DUAL COMPAPoATOR 
.ICHRO E THI • .fIUi 
RESISTOR .ElWORK 
RESISTOR .ETWORK CMOS 12 BIT SUCCl:SSIVE· 
APPIIOXIIIIATIO. RESISTER 
Figure 2 
A platinum/palladium doped thick film gold system is 
used to minimize purple plague. Average wire bond pull 
strengths of three grams after 1000 hours at 25rPC have been 
obtained. A 1000 hour test at 2S<1'C exhlbTted only an 80% 
Increase In bond resistances. 
Connection between the double layer .,bsIrate and the 
ceranic sldot-hrazed package Is made with gold wire. The 
converter Is hermetically sealed using a gold germanium pre-
form to attach the ceranic cap. 
To ensure the reliability of the converter, all parts are 
burned"n at 2O(JOC and all parts are 100% screened. Due 
to the limited life of the COIel8Clors, the temperature testfng 
and bum-ln Rxtures use printed circuit boards that pass 
through the oven doors, thus allowing board comectlon to be 
made at roam temperahn. The test sockets themselves are 
zero I ..... on force types made of Torlon with h.rylllum/ 
nickel contacts. The boards are made of Norplex copper clad 
polyimlde with nickel plating. A hlgh-temperalure solder 
with a :moe meltl.., point Is used for the test boards. 
Table I shows the Important electrfcal rpeclRcations 
for the ADCIOHT. FIgure 3 shows linearity wror YS. con-
venIon speed md indicates that 12 bit occ:uracy can be 
attained at 25t,1s. The clock &equency can be adjusted ex-
ternally. 
i 
Iii ,. 
TABLE , 
Typical Performance 
Resolution 12 bits 
Accuracy at 2S'c 
Gain error: ~.05% (adjustable to zero) 
Offset error: ~.05% (adjustable to zero) 
Unecri ty error: ~.005% 
Drift (-sS'C ~ T A ~ +2OCfC) 
Gain: :1:15 pp..,.,PC 
Offset (unlpolcr): :1:1 wm~C 
Unecrity: ~.S ppm,.oc 
LINEARITY ERROR VS CONVERSION SPEED 
0.200 
0175 
-- --
~-1-- -_~-.4--+-
--
~-
1121.S8 for 8 Bill -' 
0.150 ! 
0.125 8 Bit Operation 
I I H -10 Bit Operation , '12 k ap'.,.~ ~ _ 0.100 1&1 
\\N 112lSB for 10 BItS 
--
"' 
~ - ~-~-~-r~ --"- 1/2LS8 ~. ....... i'oo.. for12~, ~-
-
-
~r-- ---
~ 
.. 0.075 
c 
::. 0.050 
0.025 
o 
o 5 ro ~ ~ 25 00 ~ ~ ~ ~ 
ConversIOn Time 'llseci 
Figure 3 
Shift In blpolcr offset and goln 'IS. time during oper-
ation at 2(XfJc are shown for three devices In FIgures" and 
S. Both parameters can be adjusted to zero Initially by the 
use of external trim reslston. Offset In the untpolcr mode Is 
much less than the btpolcr shift shown In FIgure 4. DIffer-
ential nonlinearity shifts with time during operation at 2cxfc 
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ere shown In FIgure 6. Differential nonlinecrlty Is deRned as 
the cte...fatlon from the Ideal one LSB step size. Overallnoot-
IInearfty Is not shown but has slmllcr shift 'IS. time chaact .. -
FIgure 6 
Idles to that of .ff ........ nonlinearity. FIgure 7 shows 
differential nonlinearity w ..... perahn. All parts are 
tested for no missing cod .. over the temperature rang •• 
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FIgure 7 
Future Directfon 
Although the present design was not intended for use 
aIIove 20()0C, it is _h.ved that a successive ClpplQXimotfon 
onoIog-to-cIgitaI can"'" could _ butlt for 3tXPc 
operotfon wfth 8 bit perbmonce. lower power circuitry 
wfll reduce peak iunctlOh temperatures. The present circuit 
dtsslpales most of Its power In the dtgltal-fD1nalog converter 
chip and In the reference. Both circuits could _ redeslgned 
to operate at lower supply IIOltage and hence lower power. 
AJthough the zener clocle used In the reference exhibits 
a nonlinear temperature coefRclent above +1~, accept-
able perbmance was obtained to +2O()OC. At much higher 
temperatures, a nonlinear zener temperature coefRclent 
compensation method Is likely 10 _ required. 
Vety careful attention must _ paid to matching of the 
Internal D to A converter's collector-bose lealcage currents 
if nonlinear transfer charactedsHcs are to be avoided at high 
temperatures. Although leakage currents con stili cause gain 
and o~ errors, these con be removed using digital tech-
niques. 
The CMOS high temperature latch T,tlon con be 
ellmlncnd by using dtelectrlc IlOlotfon. Illogic 
circuitry 0110 has potenttall'or use in the SAl. 
FInally, a high temperature metal system such as ~ 
Pt, TI Iw metallization reported on by Peck and Zierdt Is 
required if reGIOnable MTBF Is to be obtained at 3«PC. 
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PROCESS CHARACTERISTICS AND DESIGN METHODS 
FOR A 300° QUAD OP AlII 
By: J. D. leaSOll 
R. B. Patterson. III 
Harris SeIIIiconductor 
P. O. Box 883, Melbourne, Florida 32901 
SlIIWtY 
There is a growing need for electronics which (I,lerate over the 125°C to lODoC telferature range in 
such applications as Nell logging, jet engine control 
and industrial process control. This paper presents 
the results of an IC process characterization, circuit 
design and reliabilit, studies Nbose objective is the 
de~elopment of a quad op lIP intended for use up to 
300°C to serve those requirements. . 
PROCESS CHARACTERIZATION 
A dielectrically isolated complementary vertical 
bipolar process was chosen to fabricate the op amp. 
01 eliminates isolation leakage and the possibility of 
latch uP. two of the mjor high temperature sources of 
circuit failure ~ich are present in junction isolated 
processes. The complementary vertical PNP offers 
superior At and DC characteristics compared to a 
lateral PNP allOWing Simpler stabilization methods. 
The junctions are relatively deep () 3u) to minimize 
sensitivity to interconnect pitting. Device cross 
sections are shown in Figure 1. 
Figure 1. Uevice Cross Sections 
Characterization of the NPN and PNP show them 
to be quite suitable for use up to 300°C, however 
certain parameters change drastically over the 
tem~erature range and require special consideration 
in a high temperature design. Leakage currents in-
crease to micro amps as shown in Figure Z. An 
important point illustrated in the figure is the fact 
that ICES is several times larger tha~ ICBO. 
Significant, but not shown on the figure, is the fact 
that the leakage currents for matched devices on the 
same chip typically match to lOS. These character-
istics are exploited in the circuit design. 
The effect of leakag.! current on NPN cOlllllOn 
emitter characteristics can be seen in the 300°C 
photo of Figure 3. The base current has been offset 
by 4.5 ua to compensate for ICBO bringing the first 
trace to the origin. This illustrates the base 
current reversal ~ich occurs before 300°C. One can 
also observe the monotonic increase in hfe with 
temperature in the photos. 
VBE decreases with the well known -ZmV/oC slope 
to about lOOmv as shown in Figure 4. 
*Work sponsored by Sandia Laboratories, 
Albuquerque, New Mexico 
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Figure Z. Leakage Current vs. Temperature 
RELIABILITY 
Reliabil ity is a particularly important con-
sideration in high temperature circuit design because 
Dr'#'; failure IlleChanisms have exponential tellperature 
dependence. Perhaps the greatest concern is that of 
interconnect reliability. Calculations using Black's 
expression1 for electromigration in Al interconnect 
predict MTF of greater than 4 years for the ... xi ..... 
current density to be used in the op amp. This far 
exceeds the goal of 100 hours operating life. 3Z5°C 
life tests have been conducted on Al interconnect test 
structures at J = 3.3 x 104 A/ca2, on small geometry 
transistors at I 1M and VCB • lOV and on mini_ area 
contacts to P+ and N+ silicon at 4 rna all fabricated 
with the proposed process for more than 500 hours each. 
No failures have been observed. 
Another potential source of failure. parasitiC 
MOS formation. is eliminated by isolation of each 
device in its own dielectrical'y isolated island. 
This eliminates the isolation diffusion which can act 
as drain for a parasitic PMOS in JI circuits. 
Figure 3. NPN Common Emitter 
Characteristics at 
Three Temperatures 
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Figure 4. Temperature Dependence of VBE 
SPECIFICATIONS 
An initial set of target specifications was 
arrived at. They were based on preliminary high 
temperature device measurements and extrapolations 
from available data. The target specifications are 
given in Table 1. 
CIRCUI r DESIGN 
Conceptually, certain things had to be done 
differently from a similar design for the commercial 
or military temperature ranges . Leakage currents put 
practical limitations on minimum operating bias current 
levels. Diode connected transistors are unworkable 
because of low forward biased junction voltages. Base 
current reverses because of increasing collector to 
base leakages and increasing beta. This las t con-
sideration means that the base voltage node for strings 
of current sources must have Current sinking as well as 
sourcing capability at high temperatures. Diffused 
resistors are almost twice their room temperature 
values at 300°C. While this must be borne in mind, 
this high positive temperature coefficient can be used 
to offset changes in the forward biased junction 
voltages. 
The primary bias circuitconsists of a buried zener, 
Z2, in Figure 5, biased by a pair of l2K..A... resistors, 
Rl, and R16, gOing to the positive and negative power 
supplies, which develops a current through t~e 9K.Il-
resistor, Rll, and diodes, 05 and 06, through the four 
Qll 's and the four Q20's (whose bases and emitters are 
parallel but whose collectors go to separate 
amplifiers). A buried zener was chosen because it is 
quieter than a surface zener. The temperature co-
efficients of the zener, the transist~r base-emitters, 
and the diodes approximately cancel the temperature 
coefficient of the resistor. Rll. keeping the current 
del1vered to the positive and negative current source 
base nodes approxfma\ely constant over the temperature 
range. 
The input stage of the amplif1er cons1sts of the 
differentia' PHP pa1r. Q21 and Q22. along with Q16. Q17 
and R13 (which .ake up a leakage current compensat1on 
network) and the current source consisting of Q5 and 
R4. PHP devices were chosen for the input pair because 
the1r coller.tor to base leakage 1s significa~tly lower 
than that of the NPN devices. R13 prov1des most of the 
collector base voltage for Q16 and Q17 whose ICBO's 
cancel those of Q21 and Q22 to within the limits of 
the1r match. The collectors of Q21 and Q22 go to the 
following stage which consists of Q26 and Q27. 
NPH transistors Q26 and Q27 along with R18 and R19 
constitute grounded base stages. They t~nslate the 
signal toward the positive side of the circuit. The 
stage consisting of Q27 and R19 shields the input 
device. Q22. from the large voltage excursions of the 
high impedance node t~ which its collecto~ is common. 
The collector of Q26 drives the current mirror stage. 
The current mirror consists of Q2. Q3. Q7. Qa. Q12. Qll. 01. 02. Ol. 04. Zl and Rl. The primary part 
of the mirror consists of Q7. Q8 and Qll. Q12 is added 
to make the collector to base voltage of Q7 equal to 
that of Qa. This removes a sll\,~l1 offset problem due to 
hrb effects but (more importantly in this case) 
TABLE 1 
TARGET SPECIFICATIONS AND BREADBOARD RESULTS 
Parameter Temperature 
Offset Voltage 25°C 
300°C 
Avg. Offset 25°C to 300°C 
Voltage Drift 
Input Bias 300°C 
Current 
In,lut Offset lOO°C 
Current 
COlllilOn Mode 25°C to 300°C 
Input Range 
Differential 25°C to lOO°C 
Input Signal 
CO/llllOn Mode lOO°C 
Rejection Ratio 
Voltage Gain lOOoC 
Channel lOO°C 
Separation 
Gain Bandwidth 300°C 
OutjJut Voltage 25°C to 300°C 
Swing 
Slew Rate lOO°C 
Output Current 300°C 
Power Supply lOO"C 
Rejection Ratio 
Noise 25°C 
Limit 
l.O < 
6.0( 
10 < 
5( 
l.l( 
)±10 
7( 
) 60 
)70 
)80 
)3 
>±10 
)±2 
5( 
> 60 
8< 
BB Units 
0.2 mV 
-5.l mV 
20 uvrc 
2.1 uA 
l.4 uA 
±ll.9 V 
71.7 
71.9 
ll.7 
71.7 
V 
dB 
dB 
dB 
MHz 
V 
V/usec 
rnA 
dB 
nv/./Hz 
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equalizes the collector base leakages of Q7 and Qa. 
Ord1narily. Q8 and Q12 would be connected as trans-
diodes but, because the forward biased junction 
voltages are so low at high temperatures, 02 and (13 are 
used to tfe the base to the collector of Q8 and Zl is 
USK to tie the base to the collector of Q12. At low 
temperatures 02 and 03 Ire forward bfased by the base 
drive requfrements of Q7 and Q8 IS Zl is reverse biased 
by the base drive requirements of Q12 and Q13. At high 
temperatures Q2 and Q3 supply ICES to forward bias 02 
and D3 Ind reverse bfas Zl as well as supply the re-
versed base current of Q7 and Q8 and of Q12 Ind Q13. 
01 and D4 provide a voltage drop equal to D2 and 03 to 
make the voltage across Q2 more nearly the same as that 
across Q3. R3 provides most of the voltage for Q3 (and. therefore, Q2). The collector of Q13 is COmlOn 
with the high impedlnce node. 
The next stage ,:onslsts of a complementary pair of 
emitter followers. Q15 and Q18. biased by current 
sources consisting ~f Q6 and R5 and of Q28 and R20 
respectively. r~,ere is also a leakage current com-
pensation network associated with each follower con-
Sisting of Q9 and R7 for Q15 and Q24 and R14 for Q18. 
The bases of Q15 and Q18 are common to the high 
impedance node. Difference in ICBO between Q15 and Q18 
at high temperlture would be reflected to the amplifier 
input as an offset. 
Ho special design considerations because of high 
temperature were necessary in the output stage desiyn 
which consists of Q14 and Q19 driven by Q15 and Ql~ 
respectively. 
The positfve and negative current source base 
nodes remain to be discussed. The positive node fs set 
up by Q4 and R2. Emitter follower Q10 supplies the 
base drive requirements of Q4. Q5 and Q6 until the 
base currents reverse at high temperature. Then they 
are supplied by Ql's ICES whose excess is then supplied 
by the emitter follower. This excess flowing through 
R6 and Q10 provides some collector to base voltage for 
04. ICES seems to be a minimum of tnree times ICBO at 
300°C so Ql is made a double sized device because three 
sources of ICBO (one of them, Q5. is double sized) have 
to be supplied by it along with excess for the emitter 
follower. The same considerations apply to the 
negative node which is set up by Q25 and R17. Q23 
serves as the emitter follower. Q29 the source of ICES 
and Q25, Q26. Q27 and Q28 receive their base drive from 
the node. 
BREADBOARD 
In order to test the validity of the design it was 
breadboarded using four subcircuit chips made from an 
existing circuit by custom interconnect patterns. A 
schematic of the breadbolrd is shown in Figure 6. The 
package pins are deSignated as follows. The first 
number desfgnates the type of package then there is a 
dash and the second number deSignates the pin on that 
package type. Package type 1 contained the primary 
bias circuitry. Package type 2 contained the negative 
bias circuitry. Package type 3 contained the input 
stage and positive bias circuitry. Package type 4 
contained the current mirror and output circuitry. 
Several bread~uards made up of packaged sub-
circuits were socket mounted inside an oven door. 
externally connected as in Figure 6 Ind tested over 
temperature. Results are shown in Table 1. 
• ,'~ ~ ., I r .... ." • •• I' 
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Figure 5. Circuit Schematic 
zz 
Figure 6. Breadboard Schematic 
COMPUTER SIMULATIONS 
The computer simulations were done using a Harris 
version of SPICE called SLICE. Problems arose with 
the models at 300°C. 
Saturation current for the reverse biased diode 
~s modeled as having a linear voltage dependence 
matching the true value at VF = 0 to solve an under-
flow problem in the computer. At 300°C Is is so high 
that this approximation has the effect of placing a 
shunt resistor of less than lOK.IL across each reverse 
biased junction. The problem was circumvented by 
using a smaller value for saturation current which 
results in the model giving higher VBE than true value 
but otherwise accurately representin~ the device. 
Leakage cUl'rent was modeled by placing a current source 
shunted by a resistor (to simulate voltage dependence) 
across each reverse biased junction. 
The simulations were used to set the values for 
the compensation networks Cl - RB and C2 - R9. They 
predict 3.5 MHz gain bandwidth, 2.6V/us sl...,ate at 
300°C. Simulated noise at 25°C is B.7 nv/~Hz. 
CONCLUSION 
A dielectrically isolated complementary vertical 
bipolar process has been characterized for use at 300°C 
and been shown to ~e useful and reliable for linear 
design at that temperature. Circuit design methods for 
a 300°C op amp have been developed and demonstrated on 
IC test chips and an entire op amp design has been 
proposed. 
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HYBRID AID CONVERTER FOR 2000C OPERATION 
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ABSTRACT 
Tt,ls paper describes the design and development of a hlcJh performance hybrid 12 bit analog to digital converter, 
which will operate reliably at 2000C. A product of this type was found to be net~~~ary In areas such as 
geothermal probing, oil-well logging, Jet engine and nuclear reactor monitoring, and other applications where 
the environments may reach temperatures of up to 2000C. This product represents an advancement In electronics 
as It proved the operation of Integrated circuits at high temperature, as well as providing Information about 
both the electrical and mechanical reliability of hybrid circuits at 2000C. Because the circuit desIgn of the 
AID converter Involved both digital and linear circuitry, this produced an opportunIty to evaluate the 
performance of both technologies at 2000C. Initial mechanical faIlure modes led to researchIng more reliable 
methodS of wire bonding and die attachment. The result of this work was a 12 bIt AI~ converter which will 
operate at 2000C with .OJ% linearity, 1% accuracy, 350 uSec conversion time, and only 4S5mW power consumptIon. 
This product also necessitated.the development of a unique three metal system In which aluminum wire bonding Is 
done utilizing alumlnumllondlng:pads, gold wlof'e bonding to all gold areas, and employment of 3 nickel Interface 
between gold and alumln~c~nneetlons. This sytem totally eliminates the formation of Intermetallics at the 
bonding Interface which can lead to bond failure. 2) 
I NTRODUCTI ON 
Recently the electronics Industry has been made aware 
of the need for electronic components and systems which 
will operate at temperatures as high as 2000 C. These 
applIcatIons Include geothermal probing, 011 well 
logging, Jet engine and nuclear reactor monitoring and 
other hostile environments where the temperature may 
reach 2000C or higher. In some of these applications, 
as In 011 well logging and geothermal probing, it Is 
necessary to transmit data through long lengths of 
cable which run from deep into the earth to the sur-
face. 1 These applications are where a high tempera-
ture A to D converter becomes highly desirable. Trans-
mitting low level analog data over a long dIstance 
such as this would be very difficult without Intro-
ducing significant extraneous errors.' Through the 
use of an A to D converter It becomes possible to take 
outputs from strain gauges and thermocouples, convert 
them to "ones" and "zeros" and then transmit this data 
digitally to the surface. 
ADYANTAGES OF HYBRIDS 
An A to D converter can be fabricated In many differ-
ent forms such as a module, printed circuit board, or 
hybrid circuit. Hybrid reliability at 1250C has been 
proven to be excellent through many thousands of hours 
of qualification tests. This reputation makes hybrid 
technology a wise choice for 2000C operation. A 
hybrid circuit can contain several different I.C.s In 
one small package, which Is advantageous In applica-
tions where space Is limited. 
A TO D CIRCUIT DESIGN 
An A to D converter proved to be a challenging 
product to design and evaluate at 2000C due to the 
fact that "ttle {nformatlon concernIng the dIfferent 
types of components and their propert,es at high 
temperature was available. Passive components, such 
as resistors and capacitors and active components 
Including transistors and Integrated circuits required 
extensive analYSis and evaluation. The final AID 
design employs both linear and digital circuitry. 
In the design of the MN5700, reliability was consld-
~red of prime Importance. Two factors that signifi-
cantly effect the reliability of any circuit are 
power and level of complexity. Research 'n high 
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temperature electronics has shown that the rate of 
agIng, those fa:tors that produce changes In para-
meter of key components, will ap~roxlmatelY double 
with each 100e temperature rise. 
For a hybrid circuit the substrate temperature will 
Increase as the power consumption Increases. As a 
design goal the typical substrate to ambient temper-
ature rise was not to exceed 100C. The 32 pin Double 
PIP Package, selected primarily for its form factor, 3 
has a typical substrate to ambient rise of 27°C/Watt. 
Thus to keep this rise under 100C, the typical 
power consumption was limited to 311 milliwatts. To 
reduce the complexity, as few I.C.s were used as 
possIble. 
There are several different approaches to A to D 
conversIon which are currently used. The MNS700 uses 
the successive approximation method. This allows a 
converter to be made using few components and has 
good characteristics In speed, resolution, and 
accuracy. A successive approximation A to D converter 
consi'sts of four sections, D to A converter, reference, 
comparator, and successive approximation register 
(SAR). See Figure I. Each of these sections will 
be discussed showlnQlthe design considerations for 
2000 C operation. 
D to A Converter 
The D to A sectIon of the MN5700 utilizes a voltage 
swltchtng R-2R ladder network. The switch Is CMOS 
and connects each leg of the ladder either to ground 
or a reference voltage. See Figure 2. A CMOS swItch 
was chosen because of Its low power-oDnsumption and 
evaluations showed It to be reliable at 2000C. 
Reference 
The reference circuit shown In Figure 3 consists of 
a temperature compensated zener dlodeiind a dlelec-
trically Isolated op-amp. The zener was found to be 
accurate to about 10ppm/oC from 250C to 12SoC. From 
1250C to 2000C the temperature coefficient Incroased 
to 40ppm~C. rlgure ~ shows a graph of zener 
voltage vs. temperature. 
Start 
Clock 
REF 
Apalog 
IN 
Zener 
Voltage 
AID Block DIagram 
EOC 
~AR 
D/A 
FIGURE 
D/A CONVERTER 
H5B 
FIGURE 2 
V- Reference Circuit 
FIGURE ~ 
Reference 
""> .... ....:~ Vo I tage 
Research ar.d evaluation showed that a dlelectricilly 
Isolated up-amp was the best choice for 20QOC opera-
tIon. Host sIlicon bIpolar I.C.s use JunctIon 
IsolatIon between transistors. These types of 
circuits show tranststor Interaction at 2000 C.] I.C.s 
which are manufactured using dielectric IsolatIon hive 
the active areas separlted by an Insulating layer of 
material. This reduces trlnslstor Interaction Ind 
Iiso reduces leakage current to the substratp. under 
high temperature conditions. It 
,~ :I. .. " • .aoo-J: , .... ~ • 
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Figure It 
The change In the reference voltage at 2000 C was 
found to be typIcally .2%. The cIrcuIt was evaluated 
to see why the change In reference voltage was Ie •• 
than the chang~ In zener voltage. Evaluation showed 
that the ~ffset of the op-amp had Its largest change 
between 1500 C and 2000 C, as shown In FIgure 5 ThIs 
change was In the opposlt~ dIrectIon to thelfrlft of 
the zener, and therefore the accaracy of the reference 
became the dIfference of the two. 
Offset 
Change 6 
(mV) 
5 
It 
3 
2 
Offset 
vs. 
Temperatlire 
25 50 75 100 125 150 175 200 
Temperature (OC) 
Figure !i 
The central component of the D to A circuit Is a 
resistor network. The network used Is a thin film chIp 
using nlckel-chr~nlum resIstors deposIted on sIlIcon. 
The change In resIstance over t~perature will deter-
mIne the accuracy and linearity of the devlc..l. An 
absolute change In resistance results In an accuracy 
change and a change In resistor ratios will result In 
a linearity change. The graph In Figure 6 shows 
typical changes In re$lstance from 250 C to 2000C. 
Figure-I shows changes In r~.lstor ratios. In order 
to meet design requirements of tl/2 LSB to the 10 bit 
level, the resistor ratios must track to better than 
~.05% from 250 C to 20~oC. 
The thin film resistor chip also has the advantage of 
beIng actIvely laser trimmed. This results In an A to 
D whIch wIll meet all specIfIcatIons wIthout any exter-
/ 
., 
.~ 
1 j 
I 
~ 
I 
~ ,. 
~ 1, 
,. -,I 
, nal adJustMents. Any external components added 
would be another source of error when raised to 2000 e. 
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Fi gure 7 
Comparator 
In most hybrid A to D converters, the comparator 15 a 
single I.C. chip. These are usually bipolar de~lces. 
Tests done on most available bipolar I.C.s Indicated 
they were not the most reliable choice for 2000C 
operation. Thill Is due to the problems of junction 
Isolation previously stated. Because of this, a 
comparator was designed using a dlelectrlcally Isolated 
op amp and discrete transistors which operated re· 
Ilably at 2000 C. 
Successive Apprcxlmatlon Regl~~er 
The SAR used In this design Is a CMOS I.C. This was 
chosen because of the good characteristics of CMOS at 
high temperatures and the low power consumption. CMOS 
I.C.s have been constructe~ which were functlorll at 
)OOOC for over 1000 hours. While leakage current on 
CMOS devl.,e!) ()peratlng at 2000 C may be large when 
compared to +250 C operation, their voltage thresholds 
do not ~hange appreciably. Thus devices operated from 
low Impedance sources work very reliably at 2000 C. 
ELECTRICAL TEST RESULTS 
The first prototype units were evaluat~i for confor-
mance to the 2000 C speclflcltlons. T:~t results show-
~d that these performed as expected. These units were 
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then put on a 200°C burn-In with frequent monitoring to 
obser~e changes or shifts that occured. After approx-
Imately 25 hours, large shifts were seen In Ilne.rlty 
and accuracy. The cause of a shift such as t~l. Indi-
cated • change In resIstors or a change In the output 
resistance of the switches. The parts were burned-In 
longer and catastrophic failures were se.n. VIsual 
Inspection showed that gold ball bonds were lifting 
off of the aluminum pads on the I.C. chips • 
BONDING FAILURES 
The bonding failures which occured at the aluminum! 
gold Interface arose from the formation of an Inter-
metallic compound at that point. As the time at high 
temperat~re Incre.ses, these compounds do not exhibit 
sufficient mechanical strength to Insure bond Integrity. 
As a result, the bonds have a tendency to break and 
cause an open circuit. 
DEVELOPMENT OF METALIZATION SYSTEM 
It WlS concluded that the mest reliable hybrid could 
be fabricated If all wire bonding was done to similar 
metals. This was a problem because available I.C. 
chips use aluminum bonding pads, while the substrate, 
resistor chips, and posts have gold bondIng areas • 
To accOlllllOd~te thIs t.ondlng scheme, a sub!>trate was 
needed wIth both gold and aluminum bonding areas. 
Three Metal-Metalizatlon Process 
In order to construct the type of substrAte described, 
It was necessary to use three metals - gold, alumInum, 
and nickel. The gold 15 used for co~ductor runs ~nd 
bonding areas, and the aluminum Is used only for bond-
Ing areas, at the I.C. chips. The aluminum bonding 
pads sIt on top of gold pads, but have a layer of 
nIckel In between the gold and aluminum layers to act 
as a dJffuslon barrIer, which elimInates the formation 
of Intermetailic compounds. 
Figure 8 depicts the major process steps. Starting with 
a wholly metalllzeQ Al2 03 ceramic plate (Flg.8a) a 
gold conductor pattern Is defined using standard photo 
lithographic and etching techniques (Fig. 8b). Next 
a nickel layer and an aluminum layer a're vacuum depos-
Ited (Flg.8c). Finally, the aluminum pads are formed 
by selective removal of unwanted film (Fig. 8d). 
o 
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The process .tep., thlcknellel, and material selection 
heve been chosen on the basis of compatIbility with 
present fabrication techniques, as well as performance 
criteria. 
Au/NI/Al Substrate [valuation 
For evaluation purposes, a substrate wes made which 
had a pattern allowing gold and aluminum wIre bondIng 
to be done between pIns of a hybrid package. Connec· 
tlons were made whIch consIsted of 26 bondl (13 wires) 
between pins of the package. The bonds consIsted of 
aluminum wire on gold pads, alumInum wire on aluminum 
pads, gold wIre on alumInum peds, and gold wIre on 
gold pads. The aluminum pads were deposited on gold 
using a nickel barrier as described In the prevlou~ 
section. The resIstance was mealured between the pins 
of the package at various Intervals of 2000 C bake. 
This measurement Included the bond resistances along 
with the resIstance through the alumInum/nickel/gold 
Interface. Figure 9 shows a graph of change In 
resistance versus time at 2000 C for the four different 
bond Interfaces. It can be seen that the best -
results are obtained when bondIng Is done between 
similar metals. 
\.0 Bond Res Istance AR 
(n) vs. Temperature 
.8 
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Figure 9 
Figure 10 shows a section of the substrate used In the 
HN5700. The shaded areas Indicate aluminum pads 
which are properly located for aluminum wire bonding 
to the I.C. Chip. 
Other Failure ~,des 
The next group of catastrophic failures were seen In the 
500-750 hour range. Whe~ these units were Inspected. 
It was seen that some of the epoxy mounted chips had 
lifted off the substrate and caused some bonds to 
break. This was corrected by using a different type of 
epoxy with better high temperature chara'terlstic5. 
Evaluation of this epoxy after 1000 hours at 2000 C 
showed little or no degradation In Its bonding and 
adhesive characteristics. 
, -
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Figure 10 
CONCLUSIONS 
Tests have shown that units will operate reliably and 
remain within 2000 C specifications In exc;ess of 
500 hours. Beyond 500 hours, some units will exhibit 
a slow shift In linearity and accuracy. This appears 
to be caused by resistor aging and changes In the 
characteristics of the CHOS switches In the D/A section. 
Life test~ have ~hown that most units remain within 
specificatIon In excess of 1000 hours. Tests have 
also shown that most catastrophic failures and units 
wl-th large shifts will show up In the first 24 hours 
of operation at 2000 C. To help assure reliability, all 
unJ-ts are tested, burned-In for 21t hours at 2000 C, and 
retested. 
All 2000 C specifications are also guaranteed at -550 C. 
The "NS700 is available with high reliability screening 
according to MtL-STD-883 for Milltarv/Aerospace 
AppllcaUons. 
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WIRELESS, IN-VRSSBL NBUTROtl MONITOR FOR 
INITIAL CORB';'LOADIHG OP ADVANCED BRBEDER REACTORS* 
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Abstract 
An experimental wireless, in-vessel neutron moni-
tor i9 beina developed to measure the reactivity of an 
advanced breeder reactor dS the core is loaded for the 
first time to preclude an accidental criticality inci-
dent. The environment is liquid sodillll at a tlllllF~~a­
ture of ~220·C, with negligible gamma or neutron 
radiation. With ulcrasonic transmission of neutron 
data, no fundamental limitation has been obsprved after 
tests at 230·c for >2000 h. The neutron sensitivity 
was ~l count/s-nv, and the potential data transmis~ion 
rate was ~l04 counts/so 
I. Introduction 
An experimental in-vesael monitor was designed and 
fabricated and is being further developed to ultrason-
ically transmit reactivity data from advanced breeder 
reactors. Since such reactors have potentially high 
reactivity cores, their initial fuel-loading operation 
will require careful surveillsnce as the core is loaded 
to preclude an accidental criticality incident. 
An in-vessel neutron detector is preferred to an 
ex-vessel detector because it is closer to the fuel 
elements 8.nd is not shielded by blanket assemblies. 
Thus, data from an in-vessel detector are received 'it a 
greater rate (up to 104 counts/s for this model) end 
are more easily interpreted. Also, with an in-vessel 
detector, the neutron source req~ired to make the sub-
criticality measurements can be reduced in size and 
possibly eliminated. 
A wireless, completely remote in-vessel detector 
can be located at any core position, giving much 
greater versatility to the measurements. In addition, 
the wireless detector does not need a;:pensive instru-
ment thimbles and does not inhibit the motion of fuel 
handling equipment. 
The in-vessel environment for chis initial start-
up monitor is liquid sodi~ at a temperature of about 
220·C. No existing neutron monitor has the wireless 
capability and adequate sensitivity for this applica-
tion. The experimental model described herein has been 
successfully tested at 230·C for >2000 h. 
II. Wirelese Neutron Monitor Concept 
The current concept of the wireless neutron moni-
tOl' system is shown in Fig. 1. In the sodiwa-filled 
reuctor vessel (~ m diam x 18 m high), the neutron 
monitor is positioned in the reactor core region within 
a dummy fuel element. The ultrasonic transmitter is 
* Research sponsored by the Division of Reactor 
Research and Technology, U.S. Department of Energy 
under contract W-7405-eng-26 with the Union Carbide 
Corporation. 
** Department of Electrical Engineering, University 
of Tennessee. Knoxville. 
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Pig. 1. Concept of a wireless, initial core-
loading neutron monitor for an advanced breeder reactor. 
mounted at the top end of the dummy element wheTe it 
can transmit signals along an unobstructed path through 
the sodium to a receiver which is also immersed in the 
sodium. 
III. Instrumentation 
A diagraa ,,::, ~he instrumentation is shown in 
Pig. 2. A fisti .• on .:"unter senaes the neutrons, and the 
reSUlting electrical pulses are ,rocessed by a pulae 
amplifier and a bandpass filter with single-pole upper 
and lower cut-off freque~cies (RC-CR filter). Elec-
tronic noise and alpha pile-up noise are rejected by a 
discriminator. The discriminator output pulses trigger 
a driver circuit which excites a 2 MHz ceramic crystal 
to create an ultrasonic hurst for each neutron pulse 
exceeding the discriminator threshold level. The 
prLaary electrical power, which will be derived from a 
radioisotopic thermoelectric generator, is transformed 
by a dc-dc converter to positive and negative 10 V 
levels to bias ~he fission counter and to drive the 
active circuitry. 
The total quiescent power of the instrumentat!on 
at a temperature of 230·C is ~.56 W with a dc-dc con-
verter efficiency of "'36%. TIle ultrasonic driver is 
expected to require "'0.75 W at an output pulse rate of 
104 counts/s. The primary source requirement is 8.0 V 
at '1.1.6 W. 
A. Fission Counter 
A commercial fission counter (Reuter-Stokes model 
RSH-10A) with a 4-mm electrode spacing, 1000-cm2 of 
sensitive ~rea, and a 300·C ma'~imum operatina tempera-
ture was selected for our use. These features were 
required for our special application, and the availabil-
fty of the counter eliminated a costly in-house fabri-
cation program. However, some special alterations l 
were needed to ensure adequate perfor~nce (voltage 
--"-
Fig. 2. Block diagram of the instrumentation. 
saturation, collection Uae, aod ratio of fission pulse 
uplitude to alpha pile-up) at a lJaited counter bias 
of 10 V. Tbese alteratiODS 1Dcluded an electrode coat-
1Dg of bighly enriched 23SU (99.6%) aud a ps-filling 
of Ar-3.01% ~ at "'loS Pa of absolute prezlSure. 
B. .\llplifier-f llter-DiscrillliDator (AFD) 
Thi.; lIOdule2 processes .;1gDals froa a fission 
counter with an electron collection tiJIe near 1.0 \IS. 
The input amplifier is voltage sensitive. To achieve 
UlpUt bias stab1l1t· at temperature, the input resistor 
is 20 lin maxi_. lb1.s rePistor value, coupled with 
the 130 pF c:ount- capaci~, deteuunes the' 1Dput 
integration time UI.ant and a significant fraction 
of the inpu"- uo1se ot the pulse amplifier. 
Two 'r goan stages, each with a voltage gain of 
",16 per o,-_e, produce ontput pulses in the range of 1-
1-3 ¥ aRplltude. A bandwidth of ~ MHz per stage ib 
IIIOr~ than adequate to amplify the voltage pulse devel-
oped at Lile inpuC. 
capacitive c;mpling between stages eliminates dc 
instability problems. One coupling t1me-c:ODStant 
determines the bigh-pass frequency of the filter; the 
low-pass response is controlled by integration in the 
output stage. 
A IIIODOstable multivibrator-d~rillinator generates 
a logic pulse of 5.6 V amplitud. sad 5 \IS width for 
each amplifier pulse t!lat exceeds its threshold. 
Except for to.ro diodf'.$ and a I-MIl, thin-film 
resistor chip in the discriminator the entire circuit 
is fabricated around. four, dielectrically isolated, IC, 
differential operational amplifiers, Barris type 
~625. One of these amplifiers with appropxiate 
positive feedback constitutes the monostdble multivi-
brator-discriminator combinat1on. 
C. Ultrasonic Transmitter 
Fr_ an analysis of the system,3 a 2-!Ilz carri~ 
frequen",y with pulsed IIIOdulation vas judged to bv IIDst 
power efficient for the ultrasonic. data transmi.sion 
pr:>cess. Witn an asSUlllPtion that the receiver band-
width DlSt be 200 kHz to obtain the IIIIIlti.I!IuIa data rate, 
"'240 \lw/ml of received signal power is required to 
yield a signal-ta-noiae power ratio of >100. This 
assumes an acoustic 30ise power density of +10 dB 
~efereJc~ to 10-12 W/~2_Rz. .0 creAte a tr3D8a1tted 
t.e.r.n hariog a cyliodrical wavefront with this iotensity 
af: '1.4 II, nearly 7(, mW of pulse power is required to 
allOW for lnsses io ~he transmitter drive circuit. the 
crys~al transducer~ the 141&id-sodium signal trClCs-
mission pao. ~S~' 
.... ~~ ~ fJ!: , -,..~ . 
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The ttaDaducer vill CODtain a nT-SA ceraic 
cryatal st.ilar to that used by the Banford lagiJleeriDa 
Devel.opIIent Laboratory (BEDL) It in their UIIder-aolli_ 
viewing ayateM. It is attached to tbe trauducer 
face-plate with eitber a Pb-Sn-Aa solder alloy or a 
hicb u.perature epoxy. Both have beeD succ:essfully 
tested. 
The transducer is driven by two VltDS transistors 
10 parallel, with tbe power being obtained cI1rec:tly 
from the priaary power source. A 2.5-Jar Teflon capaci-
tor is currently used as an euergy storage elaent to 
reduce the ripple on the priaary power source. 
The crystal 1apedance is integrated iDto a r_ 
DaIlt tank. in the drain circuits of the VII)S transistors • 
. A step-up transfoner WOUDd on a h1sb-u.perature 
ferrite toroid reduces the ..,litude of the voltage 
pulses on the drain circuitry. 
D. DC-DC Converter 
The dc-dc converterS is an astable .utivibratnr 
that drives an n-chaJmel VltDS switch (two in parallel) 
in a dual-coil srdtc:hiog regulator. A dielectrically 
isolated, IC, diHerential operational ..,lifier in 
conjUIICtion with a 6.9 V zeDer dioda (a& em.tter-to-
base jUIICtion of a Dion1cs DI3424 dielectrically iso-
lated t:."SDSistor) senses the positive 10 V CMotput 
variations aDd adjusts the off-t.1JIIe of the VltDS (on-
Uae is filted). Integration in the operational ampli-
fier detenl1nes the cIoIIinant pole of the forward loop. 
The astable circuits COIIpr1se dual, dielectrically 
isolated, PDP and npn transistors, Intersil IT137 and 
!T127, respectively. 
The col.!. is a high-peraeability, siliC01l-1'teel 
toroid with a Curie te.perature of 730°C and is V01IIld 
with 30 gauge, Teflon-insulated copper wire. The 
switc:hing frequency is '1.60 kHz, and lo-\lF electrolytic 
capacitors reduce the ripple to an acceptable value 
for a total load of "'12.5 aA for each.positive and 
negative 10 V output. 
The internal. drain-substrate. p-n junction diode 
of n-channel VHOS trSDSis:.:ors are used as rectifiers. 
At: 230°C, the forward drop is 0.3 V, with a leakage 
current of <::00 \lAo and a reverSE 70ltage of 60 V. 
E. Primary Power Source 
Because of its ruggedness sad proved perfor.ance 
in nUlierous space problems, a radioi.sotopic generator 
is being considered for the priaary power source. 
Plutonium as 238PU203 is the beat generator, and 
silicon-germaniua forms the themoco,,!,le junctions. 
The liquid sodilllD serves as the "cr,ld leg" of the 
generator systea. For an elecl:ric.ll power output 
requirement of "'1.6 W, a beat sour,e of "'125 Wth is 
considered adequate. Contracts are being prepared for 
the procureDeDt of this source. 
IV. Hybrid Thick-FUa Circuits 
Fabri.;aticm Details 
The AFD circuit and the dc-dc converter are fabri-
cated with thick-film technology on 51- by 51-.. (2- by 
2-in.) and 32- by 32_ (1.25- by 1.25-in.), 96% 
aluaiDa substrates, r .. specti~ely. Pigures 3 and 4 are 
.,botograpbs of these two th1c:k-ill.1l circuita. The Am 
c1.rcu1t (Pig. 3) was operated at temperatures DE'.ar 
230°C for neady 2800 h. The _tallizatiou is gold 
(Du Pout 9910). The thick-film resistors ~re screened 
,",.,~~_ - • ~ ......... · . b' ... · .'tiiij·"_,.1iIWd·llISI'III' 1Ii~1.1i· ilrlllm~·r.l+IIi-.! .. x''''--.; . ... -~¥t •. ~. __ IIi'II' IIIMIiIIISlliitriilililff,liIifiiil?iIII'S.'IiIIHlillllt MIit'1 •• liIliiilillilils!4lllllllllllli .. liiilll 
Fig. 3 . Photograph of the amplifier-filter-
discriminator hybrid thick- film circuit (af ter 2800 h 
a t "'230'C). 
Fig . 4. Photograph of the dc- dc com'erter hybrid 
thick-film circuit . 
from the Du Pont 1600 Birox seri~s . All semiconductor 
chip a re attached with a silver- filled epoxy (Ablestik 
71- 1) for electrical attachment to the substrate or 
with an insulatir.g epoxy 'Ables tick 7i- 2) for isolation . 
Electrical conne tion ~ between chip and substrate metal -
lizations are made with 25-~m-diam (1 . 0 mil) aluminum 
- 0.5% magnesium wire by ultrasonic bonding . All bonds 
to the gold metallLzation are mechanically reinforce~ 
with an epoxy, either Ablestik 71-1 or Epo-tek H-7' . 
Cera ic covers and a F"otective semiconductor r.oating 
(~ow-Corning R6100) are both used to protect areas of 
tne circuit containing the active elementG . 
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The capaci t ors con t ained in these two circuits a r e 
monol ithic , ceramic capaci tor chips with 50- to 10o-V 
atings. The b~pass and decoupling capacitor~ were 
fo rmed f rom a high-dielec tric-constant material (X7R) , 
but filter and compensation capacitors were formed from 
a more stabl~ , low-dielec tric material (NPO). A gold-
germani um alloy solder (360·C mp) was used to make 
elect r ical connections to the capacitor chips and t o 
the external wires of the subs trate using a ref low 
technique. Later, a parallel- gap welder was obtained 
to make the external connec tions with a 25- by 50o-~m 
(0 . 001- by 0 . 020- in . ) nickel r ibbon . 
Descrip tion of the Experimen tal Monitor 
The experimental monitor is sho~~ in Fig. 5 . I ts 
construction does no t repre~ent t he construct ion that 
would be used in the prototypical moni t or . Ins tead, it 
was designed to facilita t e data taking and t o accommo-
date modifications and improvements as they became 
appa rent during the testing program. From left t o 
r ight in t he figure is t he fission counter wrapped in 
an electrically insula t ing Teflon jacket to pr o tec t t he 
shell of the counter . which is maintained a t a negative 
10 V biasing po~e~tia i , followed by the AFD module, the 
dc- dc converter, ar~ the transformer for the ultrasoni 
transmitter . nt t he extr eme right is an oil- ~illed 
test chamber with a transmitter and re~eiver crystal at 
opposite ends . The entire system is mounted on a high-
temperature, ~ inted circui t board (Du Pon t Pyralin) 
with a ~ll number of discre te resistors {Caddock} and 
cer amic capaci t ors (San Fer nando Elec tr ic) . The resis-
t~rs, capacitors, and t he hybr id thick- film modules 
were attached with 90% lead- lO% tin solder. A test 
pulse , de and pulse monitor points, oil drain and fill 
tubes , and theroocouples ar e all br ough t ou t of a 
flanged end of the assembly . The entire assembly, "'1.0 
m (40 in . ) long, is installed in i\ cylindrical enclo-
sure , ~iving a pressure tight containment for an inert 
cover gas . 
VI . Test Results and Discussion 
The results of the temperature tests of t he expe r-
icental monitor are summariz~d in Table 1. The per-
formance of the solid - aluminum elec trolytic capacitors 
was poor, a resuit not expected based on previous wor k 
in high temperature electronics6 • 7 and on preliminary 
tests. Pr~liminar~ tests were made in air up to 275°C 
~or hundreds of hour s , showing only a slight degrada-
tion of performance . The cause of the capaci tor fail -
u=es is believed to be outgassing fro oil that leaked 
out of the ultr asonic test chamber. The oil initially 
used in the tests possessed inadequate high-temperature 
pr operties . Also, the high porosity of the printed 
circuit board material prevented an adequate clean up 
of the test assembly . 
Tw~ failures of aluminum wire bonds at the gold 
metallization of the dL-dc c~nverter were the first 
experienced after nearly 300 successful bonds on other 
hybrid circuits. Th ~ , . ' ~ re rate i& not considered 
excessive at this :1me, and no changes in our bonding 
procedures are planned. 
Integral bias responses cbtained for two measure-
ments at ",230°C and coverin& a time span or Dearly 1600 
h show only slight differences. Projection of the 1 . 0 
count/s noise curve threshold to the neut r on curve 
,hows an "'75% counting efficiency for the monitor. 
Fig. 5. Pho tograph of the expe imental wi r eless , initial c.ore-loading neutron .mitor (externally powered ) . 
Table 1. Summary of performanc.e of 
neutron monitor components 
Component 
Fission counter 
AFD module 
DC-DC converter 
Ul trasonic 
transmitter 
Solid- aluminum 
electrolytics 
Printed ci rcuit 
board, with dis-
crete resistors 
and cer amic 
;:apacitor s 
2400 
2800 
384b 
2200 
2800 
Performance 
More than 
adequa te 
AdequateQ 
AdequateC 
Hare thand 
adequate 
No t 
adequatee 
Hare t han 
adequate 
QSome drift in pulse gain (or ampli tude of test 
signal) not seen in prior 2l0Q-h teiits at 250·C . 
DMaximum time to failure . 
c Failures caused by two faulty wire bonds at 
substrate metallization. 
~es not include a ga ted oscillator . 
eCapacitor fa:lure f r om outgassing effec t s . 
VII. Problem Areas 
The failure of the solid- aluminum electrolytics 
must be resolved. Although the procotypical neutron 
monitor will not cont ain an oil sou~ce , the apparent 
sensitivi t y of these capacitors to outgassing must be 
determined. 
Presently, we arE working on a design for a 
gated , 2-MIIz oscillator :hat will provide the input 
driv~ signal for the transmitter . Tests are still to 
b~ made on the cylindrical ultrasonic beam generator . 
The concept for this ultrasonic beam generator is shown 
in Fig. 6. 
VIII . Conclusions 
Temperature tests on an experimental assembly of 
an initial- core-loading neutron monitor shJV no unre · 
solvable problems. Failure of solid- aluminum electro-
lytic& because of off- gaSSing indicates a need for a 
vapor-free environment for these devices. Bond failu r 
on the dc-de converter substantiates the need for 
pretesting of all hybr id thick- film modules . 
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Fig. 6. Conceptual sketch 0: the cylindrical 
ultrasonic beam generator . 
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SOLID STAB MICROBLBC'l'BONICS 'l'OLBlWft' 
'1'0 RADIATION AND BIGB 'l'BMPBRATURB 
Bruce L. Draper and David W. Palmer 
Sandia Rational Laboratories 
Albuquerque, New Mexico 8718S 
Abstract 
The nuclear and space industries require 
electronics with higher tolerance to radiation 
than that currently available. The recently 
developed 300'C electronics technology based 
on JPE1' thick film hybrids was tested u~ to 
10' rad gl1llDa (S1) and IOU neutrons/em • 
Circuits and individual caaponents from this 
technology all survived this total dose 
although some devices r~ired 1 hour of 
annealing at 200 or 300'C to regain function-
ality. This technology used with real time 
annealiny should function to levels greater 
than 10 I rad gamma and 10 I' n/em!. 
Introduction 
The need for high temperature electronics 
in many fields has been amply defined in-the 
past. I Recent events sUCJgest an urgently 
needed technology extension: temperature.!!!!! 
radiation hardened microelectronics. The 
salient applications are nuclear reactor 
instrumentation and space probes. In particu-
lar, instrumentation within the containment 
structure of a nuclear power plant must be 
capable of withstanding a peak of 200'C and a 
total of 2 x 10' r&d gamma dose during a 
40-year plant lifetime followed by a loss cf 
coolant accident. Additional temperature 
and radiation resistance is needed for monitors 
placed within the reactor vessel over the 
lifetime of the power plant: 32S'C with 
S x 10' rad gamma and 1011tn/em2 near the vessel 
top and 350'C with 1010 rad gamma and 101ln/em2 
closer to the ~uel assembly. Intense radia-
tion belts near Jupiter and the Sun demand 
enhanced radiation tolerant electronics in 
certain extended space Il'i:osions. Although 
critically dependent on ?rbit parameters, a 
dose of 10' rad over one year may be absorbed 
by a Jupiter satellite. Radiation levels 
elsewbere witbin the solar system and inter-
stellar spAce are expected to be relatively 
low; however, tbe accumulated dose for long 
missions can easily exceed existing electronic 
tolerances. 
Typical tolerances for present electronics 
are 2 x 10· rad gamma and 1012n/em2 for 
commercial hrbrids and ICs, and 10' r&d gamma 
and 10··n/em for specially fabricated or 
selected rad hard devices (Barris, for 
example). The numbers in Table I are somewhat 
arbitrary since different degrees of device 
parameter degradation are possible in 
different circuits. 
Most radiation tests on electronics to 
dete have been motivated by "ur:lear weapon 
applications. These tests therefore predomin-
antly involve pulses of fast neutrons and X-
rays, with a gamma dose that is only incidental 
to the neutron presence and usually less than 
lOt rad. Therefore, tests involving large 
gamma dose alone have not been COBDOD. Also 
because of the weapon orientation of most 
radiati011-electronics tests, the interaction 
of operational temperature and sustained 
irradiation was not investigated. The recent 
development of circuitry operational to 300'C 
opens the possibility of real time annealing 
at high radiation levels. 
Table I 
GaDaa Neutrons ~. (rad Si) (cm-2 ) (·C) 
COnsumer 2xlO· 1012 8SoC 
Military 
10' 10·- l2SoC Bardest 
Tbick Film! 
JPE'.r >10' >1015 >300'C 
The components and bybrid circuits chc~n 
for this initial in~estigation were from 
Sandia's bigh temperature circuitry develop-
ment. There are two basic ideas behind this 
choice: first, to maximize the rate of 
annealing the operatio~al temperature must be 
as high as possible, and secondly, several 
main failure modes are initiated both by 
elevated temperature and radiation (ion mobil-
ization. latti~e and chemical reactions). 
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We will discuss both gamma and neutron 
tests. Each section will briefly describe the 
radiation facility and the effects on passive 
components, active compone~~s, and hybrid 
microcircuits. 
Gamma Tests 
Two facilities for gamma irradiation were 
used. Both used Cobalt 60 (1.17 and 1.33MeV 
pbotons) with dose rates of 1.7 and 4.3Mrad 
(Si) /hr. respectively. Both sources generated 
enougb heat to raise ~be sample temperature 
by about lSoC. Interactions between gamma 
~botons and a steel liner be~en the weaker 
source and tbe sample chamber created some 
Compton electrons which also had measurable 
effects on the devices. 
Passive 
Passive components were tested in the 
weakdr source with no biasing during irradia-
tion. At 5 points during exposure, the samples 
were removed, tested, and returned for more 
radiation. The components were exposed for a 
total of 8CO bours or 1.36 x 10 9 rad gamma 
(Si) • 
-------------------
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Thick fit. resistors in the 500 and 900 
series of Cerma110y and axial lead units from 
caddock were found to change less than o. It 
during this exposure. This constancy was 
somewhat .urprisin~ dqe to positive drifts 
seen in earlier tests' and attributed to 
Compton electron bombardment. 
The high temperature capacitors tested 
were: Philips solid aluminum electrolyte. 
K&D Mica, Erie red cap, and several thick 
film dielectrics (TFS 1005, BSL 4S1~, BSL 
4301. Cermal10y 90SBT). MOst capacitor 
systems tested remained functional throughout 
the test (ESL excepted) but all showed some 
change in capacitance and degradation in 
dissipation factor and insulation resistance 
(Figures 1 and 2). The best performertt were 
the discrete mica and the SOO·C thick film 
formulation 901SHT. The ESL thick film 
dielectric systems that showed considerable 
change and instability due to exposure were 
returned to near pretest parameters by a 1 
hour bake at 300°C. capacitance and dissipa-
tion factor were measur~ at 0.12, 1, and 
10KHz. Insulation resistance was measured at 
10 volts, with the reading being taken 15 
seconds after voltage applir.ation. 
.~ 
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To test the effects of gamma radiation on 
p-~ junctions at various temperatures, 24 
diodes were exposed at a dose rate of 4.3Mrad/ 
hr. (Si) for 23 hours, yielding a total dose 
of ~l x 10' rad (Si). The diodes were grouped 
into 3 modules, each containing 2 gallium 
phosphide, J. gallium arsenide, 2 low minority 
carrier lifetime (gold doped) silicon, and 2 
~igh lifetime silicon diodes. The thick film 
hybrid modu19S were then heated to SO, 175, 
and 300°C respectively. During most of the 
test one of each type of diode at each 
temperature was AC biased. Each diode was 
monitored periodically for reverse leakage 
current, forward resistance, rev~rse break-
down voltage and sharpness of reverse 
breakdown. 
In general radiation effects were minimal. 
Measured ~hotocurrents were negligible 
«16pA/cm ) for all devics. AC biasing had 
no measurable effect on diode performance over 
the span of the test. Low lifetime diodes 
(GaAs. GaP. and gold doped Si) displayed 
little or no change in characteristics over 
the 23 hour test; however. the high lifetime 
silicon diode reverse leakage current 
increased apprer.iably. This effect was. 
presumably. caused by d~radation of minority 
carrier lifetime (incre~se in generation rate) 
due to latfice imperf~ctions created by gamma/ 
silicon interactions. A control group of 
identical high lifetime silicon diodes aged 
for 24 hours' at 300·C without radiation was 
found not to show this increas~ in leakage 
current. indicating that the effect was not 
caused by junction poisoning due to unwanted 
diffusioll at elevated temperature.-
In another experiment. several types of 
n-channel silicon JFETs (Motorola 294220 and 
294391 'Jeries) were exposed at room temper-
ature to a gamma dose rate of ~1.7Mrad/hr. 
(Si) up to 1.36 x 10' rad (Si) total dcse. 
The transconductance and IDSS vs. accumulated 
dose for a typical transistor are plott~ in 
Figure 3. Cutoff voltage, VGS off. remained 
essentially constant for all transistors 
during the test. indicating that carrier 
removal effects were minimal. However, trans-
conductance (and lOSS) decreased monotonically 
for all devices, an effect most likely due to 
a reduction of carrier mobility in the channel. 
Both gamma photons and Compton electl:ons could 
have created the lattice damage necessary for 
this phenomenon to occur. 
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Because of the layout of the gamma test 
facility used in this JFRT experiment, it was 
impossible to study the simultaneous effects 
of radiation and elevated temperature. 
Instead, the devices were annealed for 5 
minutes at 200·C after a total dose of 
1.36 x 10' r&d was reached. As Figure 3 
shows, lOOt recovery was obtained with respect 
to gm and lOSS. This indicates that extremely 
high total doses (>10'0 rad) ~y be tolerated 
by JPBTs if accompanied by moderate heating, 
as expected in a loss of coolant accident. 
It should be noted that devices held below 
30·C for several weeks after irradiation 
showed no annealing. 
Hybrid 
Tests were also performed on a simple 
hybrid microcircuit containing 6 JPETs and 
3 thick film SOO-series Cermalloy resistors. 
Circuit performance did not change throughout 
the test (1.36 x 10 9 rad total). The same 
technology used for this circuit is employed 
in the complete line of Sandia's geothermal 
high temperature instrumentation, including 
voltage regulators, v/F converters, pulse 
stretchers, and multiplexers. s , 
Neutrons 
The neutron tests have not been concluded 
as of this writing. A pulsed reactor with a 
fast neutron product was used. The pulse is 
about 70~sec long and exposes the samples to 
approximately 3 x 10'-n/em! during each pulse. 
This source also produces sample irr3diation 
of 6 x 10- rad gamma for each 10'-n/em2 • 
Passive 
Initial exposures of 7 x 101-n/em2 were 
llsed in order to induce only a small change in 
passive component parameters. As in the case 
of gamma tests, the resistors remained stable. 
This is in agreement with previously reported 
investigations.' Although several capacitors 
showed slight change~ in dissipation factor 
due to this neutron flux, they were all 
ci~cuit functional. The extreme tolerance of 
these components suggested an onvoing test 
series which will reach l017n/ cm • As with 
gamma tests the sou.:ce time and cost may 
eve'1tually necessitate extrapolation to higher 
exposures. 
Active 
To study th p effects of neutron irradia-
tion and thermal a~nealing on di~e reverse 
lea~age curr~nt, ~everal silicon diodes (all 
TRW SA1~13) were exposed to lOI~n/cm2. The 
results of thermal anne"ling runs on one 
particular (but typical) diode are shown in 
Fi~ure 4. Unfortunately, pre-irradiation 
data was not available for these early tp.st.s, 
but meaJurements made on a non-irradiated 
control group yielded 25°C leakage ~urrents 
ranging from 5.5 to 11nA at -10 volts, with 
most values in the 6 ~o BnA range. As can be 
seen, recovery of the reverse characteristics 
is initially rapid but not complete. Si.mHar 
effects were noted for JFETs. The higher 
temperatures within the reactor vessel (th0 
only anticipated application where signific~nt 
neut.ron fluences would be encountered) may 
improve annealing. 
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An interesting and, as yet, unexplained 
phenomenon was discovered in anoth~rphase of 
this experiment. While attempting to anneal 
the neutron damage by injecting forward 
current across the p-n junction, it was found 
that short applications (~l minute or less) 
actually caused an increase in reverse leakage 
current. This increase could, in turn, be 
annealed by subsaquent heat treatment. Non-
irradiated parts did not exhibit this effect, 
and currents applied for much longer times 
initiated thermal annealing. While the exact 
mechanism behind this behavior is not certain, 
it is thought that charge trapping in gamma 
induced states in the passivation laye: near 
the edge of the juncti'.)n may play an important 
role. (As mention~~ previously, the neutron 
facility also has a siqnificant gamma output.) 
If this is the case, a similar effect should 
be noted on gamma irradiated devices. This 
experiment is still in the planning stage. 
Neutron effects on UFETs used extensively 
in Sandia's high temperature circuits 
(Motorola 2N4220 and 2N4391 series) were 
examined in another set of experiments in 
whirb th~ devices were irradiated to a level 
ot' ~7 x 10 1 "n/em2 • As can be seen in Table II 
drastic changes occurred in transistor 
characteri~tics. In most cas~s the magnitude 
of VGS,Qff increased markedly (average ~8'), 
indicat1ng carr1er removal effects were 
occuring. Transconductance and lOSS decreased 
by more than an order of magnitude. Partial 
annealing WQS obtained after 1.5 minutes at 
200'e, with onl¥ elightly greater annealing 
effected at 300 e. The relatively slow 
recovery confirms ~~e fact that, unlike 
the simple defects created by Y photons and 
Compton electrons, neutron-damage is addi-
tionally composed of more stable cluster 
defects. It is interesting to note that, at 
each t~mperature used in the annealing 
experiments, recovery was extremely slow after 
2 minutes, even when the device was held at 
temperature for periods of up to an hour, no 
further improvement was evident. An increase 
in temperature was required to effect further 
annealing. While operation at high 
temperature may provide the simultaneous 
annealing necessary for operation in :ligh 
neutron fluence environments, it is coubtful 
that JPET operation will survive levels much 
apg~ 10'6n/ cmt. 
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PRE TEST 1.15 2.00 1.160 
7Xl014 n/cm2 1. 24 0.20 0.073 
ANNEAL: (1.36' O.SO 0.360 1.5 mln'20l)OC 
ANNEAL: 1.15 0.S4 0.362 11.5 mln'20l)OC 
ANNEAL: 
11.5 min i20OC>C 1.13 LOS 0.439 
+lO min i30l)OC 
ANNEAL: 
11. 5 mln.2000 C 1.14 1. 04 0.488 
+SO mlni3000 C 
Motorola 2N4220 JPET Parameters 
Hybrid 
The same hybrid circuit which saw 1.3 x 10 9 
rad ~amma was exposed to 7 x 10 1 "n/cm2 • After 
a 5 minute, 200'C post exposure anneal the 
circuit functioned normally. 
Swmnary 
It is clear from these initial tests that 
the traditional J_imits ascribed to solid state 
electronics in reldiation environments can be 
vastly exceeded. For example, the thick 
film/JPET technolO<JY with no modifications to 
its high temperature form can survive more 
than 10 9 rad !~~). The quick annealing of 
passive and active devices at 200'C strongly 
suggests that operation to 10 1• rad is 
possible, a level exceeding any application 
now envisioned. Annealing effects seen in 
diodes and passive components after neutron 
exposure also demonstrate the enhanced 
radiation tolerance possible by high \ amper-
ature operation. The .TFET response to neu-
trons defines the extent of radiation 
possible with this hybrid technology. 
Additional tests with high temperature opera-
tion during irradia~ion up to 1017n/cm2 are 
neceseary before the circuitry tolerance to 
neutron flux can be ascertained. This limit 
is projected as well above 101Sn/cm2, however. 
This investigation is only the first 
step toward ultra high rad electronics. 
Seve~al programs must follow. For example, 
the development of JFET ICs will allow 
increased complexity and reliability. During 
the next year, hybrid prototypes of a control 
rod position sensor and a containment vessel 
pressure monitor will be fabricated and 
tested to the appropri~te radiation level. 
Device tests will be expanded to include 
bipolar transistors, op amps, 12L micro-
processors, and HOS structures. 
Although this thick film/JPET technoloqy 
appears suitable for reactor instrumentation 
in both the containment and reactor vessels, 
power and volume restrictions on space 
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probes may demand the CMOS technology which 
is now used for similar reasons in weapons. 
ADalysiM by other researchers 
has indicated that CMOS should not necessarily 
be discarded for use in extr~ly high 
radiation environments, as lcng as elevated 
temperature provides some an~leal1ng of the 
trapped charge in the oxide.,,7 Detailed 
experiments along these lines are planned for 
the near future. Al though the CMOS technology 
has not been addressed in this report nor 
extensively tested at these high radiation 
levels, it' is important to note that at least 
two solid state microelectronics options exist 
which have capability to the highest radiation 
levels expected for nuclear reactor and space 
needs. 
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Summary 
The General Electric Company bas bef!1 T,volved 
in developing IntegratecllnjecUon Lope U L) ,3 
technology for reliable operatiOllllDder a -55OC to 
+3000c, temperature range. Experimental measure-
ments indlcate that an 80 mv slgnal swing ls available 
at 3000c w1th 100 "A injection current per gate. In 
addltlon, modeling results predict how large gate 
fan-Ins can decrease the muimum thermal opera-
tlona11lmlts. These operationa1llmlta and the 101lg-
term reliability factors asaoclated w1th device metal-
lizations are being evaluated vla speclalized test 
mask. 
The correct functional operation of large scale 
integrated circuits In a -55OC to +3000c temperature 
envlronment for long periods of time will provide 
al1bstantial immediate bensflts for digital jet aircraft 
engine control and geothermal or deep fossil-fuel 
welllogg1ng. Most commercially available LSI tech- _ 
nologies are Inoperable Ol" suffer long-term instabil- -
ities under these conditions. -. 
Introduction 
There is no inherent reason why silicon bipolar 
devices will not operate at +3000c for extended 
periods of time, provided the circuit has been prop-
erly designed to tolerate leakage currents in that en-
vironment. A calculation using extrapolated diffll8ion 
coefficients for_aluminum ill silicon (the worst-case 
dopant) at 5000C indicates that p-n junctions would 
not move appreciably in 1000 years. However, other 
caotamin8 nts such as gold or copper not commonly 
desired in unlimited quantities bave diffll8ion coefli-
cients at least ten orders of magnitude higher. In 
addition, the metal interconnection system OIl the 
chip's surface must provide good ohmic contact and 
resist the eHects of electromigration. This paper 
will report on th£ eHort at General Electric to devel-
op rellable high-temperature integrated circuits. 
That work bas been and is focused on both the design 
of sillcon bipolar devices and the metallization sys-
tem. 
SILICON 12L-DEVICE DESIGN CONSIDeRATIONS 
The operatiODalllmits of 12L gates at high tem-
peratures may be described by a variety of methods. 
Measurements of rmg-oscillator propagation delays 
as a function of current and temperature provide a 
direct Indication of the operating regions with unity 
fan-in but do not provide any information on noise 
margins. 
A secOlld method of determlning 12L operating 
Umits enables an evaluation of the noise margin and 
signal swing. Two 12L gates are connected In series 
with the firet connected to '1 swltch to provide a zero 
97 
or one Input (aee Flpre 1). Voltage meaSQrementa 
at the point between the gates are Va of the second 
gate's NPN translator, wlth a zero input by the swltch 
and VSAT on the flrst gate collector wlth a one Input. 
Flgure 1. Measurement Method for Determining ,3L 
Voltage Swing. 
Figure 3 plots the measured base-emitter for-
ward-blased voltage drop for a gate input and the NPN 
collector saturatioo voltages for a gate output as a 
function of temperature. During operatioo, the PNP 
injection forward biases the NPN base -emitter junc-
tion and, with the collector conducting, a low (zero) 
lOgic level is supplied to the following stage. The 
collector sinks injection current intended for the fol-
lOWing stage, bringing its input voltage down to the 
VSAT level of the collector. This turns off the fol-
lOWing stage, producing a high (one) output-logic 
level. 
O. 81r----.---__ -..,.--_ ---.----. 
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Figure 2. Measured NPN Base Emitter Voltage and 
Collector Saturation Voltage versus 
Temperature 
\ 
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The effect 0( the voltage-swing margin may be 
observed from the data presented in Figure 3. The 
VBE for 100 jlA inJecdon current is about 550 mV at 
about 1350C and steacaJ.y decreues with rising tem· 
peratures to about aoo mV at +3000c. The VSAT for 
a 100 jlA injection increases to a 130 mV level at 
this same temperature, resulting in a voltage noise 
margin of 80 m1ll1volts. The voltage noise margin 
may be obtained for the complete operating region 
from the difference between the voltages at s1mUar 
injection currents. 
Figure 3 indicates that signal amplitude and 
noise margin can be improved by increasing the in-
jection -current density. 
A third method ot determining 12L thennal op-
erating regions 1s provided by the digital effective 
gain, which may be measured or calculated by com-
putt!r modeling techniques. The effective eain is 
defined as 
_ collector current sinking capability 
fJ eft - base current removed from gate input ( 1). 
12L logic signals will propagate as long as the digital 
effective gain is greater than one. The mechanism by 
which the effective digital gain decreases at high tem-
peratures is through collector leaka~. The total 
leakage currents in all the OR-tied collectors (fan-
in) connected to a gate input rob that gate of some 
fraction of its injected base current and thus its 
collector-current sinking capability. This phenom-
enon is observed in Figure 3. As the fan-in is in-
creased, the total collector leakage removes an 
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appreciable fraction of the injected base current in 
the 12L gate at lower temperatures. The effective 
gain is forced to less than one. This also imposes a 
design rule on the gate fan-in for a give" gate to per-
form correct logical operations at some specified 
temperature and injection current. 
HIGH TEMPERATURE METALLIZATION 
The production of a stable, highly-reliable metal-
lization system is equal in importance to the silicon 
gate design in the production of high -temperature LSI. 
The metal system chosen for the high-temperature 
applications is platinum s1l1cide/titanium-tungsten/ 
gold. 
Platinum sUicide forms stable ohmic contacts to 
s1l1con, and gold was chosen for its ab1l1ty to inter-
face easlly the chip to the outside world. However, 
unlimited gold diffusing into the sillcon would seri-
ously affect device performance, and sil1con diffusing 
into the gold metallization can produce rellabillty 
problems due to the creation of voids. As a result, 
a thin titanium-tungsten barrier metal system is em-
ployed to separate those materiais. 
Verification of high rellablllty metallizations and 
silicon devices require accelerated aging to com-
press time scales to reasonable durations. Since 
most failure mechanisms ill integrated circuits are 
temperature dependent, an activation energy may be 
obtained for the dominant failure modes. A reaction 
rate or failure rate may then be predicted at various 
other temperatures by the Arrhenius equation: 
R = Ae-E/kT (2) • 
However, activation energies determined from high-
temperature testing may be invalid if a phase change 
has occurred. This is a problem that provides con-
siderable complications in producing high reliabillty 
circuits for 3000c operation; these circuits must be 
accelerated-life tested at temperat'Jres above 3500C. 
An independent test mask was designed for metal-
lization ewluations. The mask consists of a repeti-
tion of the 190 x 186 mil master cell shown in Figure 
4. The master cell is divided by scribe lanes into 
four separable chip types. Each chip, therefore, 
bas an area of 95 x 93 mils. Within each Chip are 
two different test element cells. Cells AI, A2, A3, 
A4, B 1, B2, and B3.iLre metallization test elements. 
The final cell is an IZL active test circuit. 
The metallization test cells were duigned to in-
vestigate the electromigration effect on the thin metal 
layer as a function of the metallinewidth and metal 
line spacing at elevated temperature. The electro-
migration effect could eventually cause metal-line 
runoff and resulting open circuits and short circuits 
between separated metall1nes. The metal test ele-
menta were designed with a four-point probe capabil-
ity to enable precise measurements to be made in 
order to detect effect& of electromigration long before 
catastrophic fallure • 
The test elements were also designed in a man-
ner tl.at enables ohmic contact resistance to be accu-
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Figure 4. Master Cell Block Diagram 
rately measured from external package leads, series 
resistance to be accurately measured while arbitrary 
current levels are passed through a metal thin -film 
conductor element, arbitrary voltage levels to be 
applied between adjacent metalli7.ation runs using ex-
tt'rnal package leads, 12L logic-gate digital ~in to be 
measured from external package leads, and 12L 
propagation delay to be externally measured using 
seven-stage ring oscillators. In addition, various 
gate sizes and styles were used in the ring osci.llators 
to provide a convenient method of comparing the ef-
fects of different current densities. 
Figure 5 shows a plot of a typical metallizati~n 
test pattern. To cover the range of the current I L 
fabrication process, our different minimum dimen-
sions were chosen: 0.2, 0.25, 0.3, and 0.4 mil. 
The metal strlpe spacing was matched to the metal 
stripe width in each test element. The metallizai. ion 
test elements also investigate the effect of contact-
hole size on the ohmic contact resistance for each type 
of doped region. 
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Figure 5 . Plot of the Mask Pattern for a Typical 
Metallization Test Element 
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On each metallization test cell (from A 1 to B3), 
the top ar.J bottom four pads were used for ohmic coo-
tact :'ltudies. For reliability studies of the electro-
migration effect at elevated temperature, each of the 
two electromigration test vehicles contains three 
parallel metal stripes that are greater than 10 mils 
in length. The stress pull test on wire bonding can 
be done on the 8 mil x 8 mil enlarged metal pad near 
the center of the test chip. 
Steps in the surface contour of a mooollthic cir-
cuit are known to degrade the useful resolution ca-
pability of any given m .. tallization system as well as 
to increase electromigration effects. To reveal pos-
sible problems, various combinations of these steps 
were intentionally designed into the metal test ele-
ments. Thus, seven test-element cells are devoted 
to the evaluation of conductor line-width, spacing, 
and ohmic contact resistance. Table I summarizes 
the permutations provided on the metal test cells. 
TABLE r. METAL TEST CELL FEATURES 
CeU Featurea 
CeU Oxide Contact Opening, Contact 
DeSignation Feature Line Width, IUId Ttlt 
Under FOIIr - Line S.-cinll 
Probe (mila) 
Elec~ro-
Migration Line 
Al p 0.25 P 
P 0.3 p 
A2 n 0 .25 D 
n 0.3 n 
A3 pn 0 .25 np 
-
0 .25 Scbottky 
A4 pn 0 .3 np 
-
0.3 Scbottky 
B1 pn 0 .4 np 
- 0.4 Scbottky 
B2 P 0 .4 p 
n 0.4 n 
B3 n 0 .2 Dp 
- 0 .2 P 
Figure 6 shows a comparative photograph of the 
B3 metal test configuration along with the r2L test 
cell. The test cell 's purpose is to evaluate 12L active 
circuits with the barrier metallization system. The 
r2L circuits' test cell consists of the following com-
ponents: a rectangular symmetrical gate cell and a 
slanted, symmetrical gate cell 3 , each cell containing 
a dual output logic gate and a quad output logic gate; 
seven -stage ring oscillators using these basic gates ; 
and a reduced geomet ry rectangular symmetrical gate 
seven-stage ring oscillator. 
INITIAL EVALUATION RESULTS 
Accelerated life tests are being carried out on 
the integrated -injection -logic ring oscillitors. The 
oscillators were powered at 100 mic oamperes per 
gate during stress tests at 3400 C . Out of 23 initial 
samples. one failure occurred :it 24 hours, leaving 
22 active devices. Of these r (:!maining devices, 6 
have been under test for 580 hours, while t.be re-
maining 16 have been stressed for 247 hours. None 
of these has degraded. 
Figure 6. Photograph of the B3 Metallization Test 
Element and the Active 12L Circuits 
CONCLUSIONS 
Integrated Injection Logic is a viable approach 
for large -sca\e integrated circuits that will tolerate 
300oC . Silicon 12L gate designs have been shown to 
be operable at these temperatures. In addition, a 
high-temperature barrier-metallization system has 
been chosen and an evaluation mask designed . Initial 
stress test re sults are encouraging, even though the 
metallization system has not been of'timized. 
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Introduction 
The theory on which silicon (Si) metal 
oxide semiconductors (MOS) technology is 
founded states that this type semiconductor 
will ~rform adequately at 300 0e. High 
temperature tests conducted on commercially 
available MOS field effect transistors (FET) 
have confirmed this hypothesis. 1-' In this 
report, we present the results of an l,"ves-
tigation into the ~Gsibilily of usi~g C~S 
technology at Sandia National Laboratories 
(SRLA) for high temperature electronics. A 
CMOS test chip (TC) was specifically developed 
as the test bed. This test chip incorporates 
CMOS transistors that have no gate protection 
diodes, these diodes are the major cause of 
leakage in commercial devices. 
We deoided to use CMOS technology because 
both n- and p-channel devices could be eval-
uated. We also looked at small-scale inte-
tration, e.g., an inverter using CMOS junction 
isolation and a simulation of dielectric 
isolation. 
Theory and actual data have been compared 
before.' In this paper we intend to report 
on the aging and stability of CMOS devices; 
especially where requirements call for minimal 
~rift when subjected to 300 0e for 1000 hours. 
This drift must be less than that in devices 
taken from room temperature to 300 0e. 
Physics 
From semiconductor physics, the following 
generalization can be made: 
- As temp~rature increases, the 
Fermi level moves toward the middle 
of the band gap, causing the built-
in potential to decrease, thereby 
decreasing the threshold voltage. 
- As temperature inr.:reases, the band 
gap narrows, causing a min~r increase 
in the intrinsic carrier concen-
tratior., (ni)' 
-Carrier mobility decreases with 
increasing temperature, causing 
transconductance to decrease. 
- Increasing temperature increases 
leakage of generated ~d diffused 
currents. 
-The more the doping, the greater 
the variation in threshold voltage 
as ·~emperature increases. 
• The zero temperature coefficient 
point occurs at higher gate 
voltages as the doping is increased. 
• 
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_ The overall transconductance decreases 
rapidly as temperatura and doping 
increases. 
With these gener.aliaations in mind, we made 
the process variation listed in Table 1. 
5 
, 
Table 1 
•• -1.2 -ell n-type 
~hl015 e.-3 
•• -1.2...,. n-type 
_5x10lSe.-3 
.2 - •• A-CD n-type 
_2x1016e .. - 3 
.2 -. fA-CD n- type 
_lx1016c .. - 3 
Boron 60 _eV 7.10 \l 
HS I .. 1016 .... - 3 
Boren 60 keV 2x 10 14 
HS I •• 10\7ca- 3 
Boron 50 keV hlQ 14 
NS ; 2110\7ca- 3 
Boron 60 keV 2.10\4 
HS ; "10\7e .. - 3 
These variations are adjustments of the 
various doping levels that compose the MOSFETs, 
and they require many trade-offs in electrical. 
performance, making optimization difficult 
(Tables 2 and 3). Table 2 shows that, 
although wafer 1 produces symmetrical gate 
voltages, leakage and transconductance vary 
gr~atly between the two cha~nels. Wafer 9 
performs well in leakage and voltage but not 
in transconductance. 
All wafers except No. 5 performed as 
predicted by theory. The anomaly of wafer S 
remains unexplained. The tables show the 
average values derived after subjecting the 
wafers to lOOoC for 1000 hours. Threshold 
voltages for the surviving devices are within 
to.1V of those listed in Tables 2 and 3: 
leakages are 'A'ithin tS"A of those listed in 
Table 2, and 2S"A of. those in Table 3. 
According to theory, the following pattern 
should appear. 
For wafers 1 and 5, p-channel data should 
be similar. 
For wafers 7 and 9, p-channel ~ata should 
be similar • 
For wafers 5 and 7, n-channel data should 
be similar. 
-, 
Table 2 
TC-l Process Compari.on at 3000 C 
Average Leakage Ave rage Cate Voltage (VC) @ 10~ Average Tran.conductance 
(_hoI) ( ~' A) 
Wafer n-Channel p-Channel n-(.'hannel p-Channel n-Channe 1 p-Channel 
12.41 18.85 1.45 -1.45 0.45 0.24 
5 21.44 25.86 2.72 -1. 26 0.22 0.26 
7 3.90 6.15 1.60 -2.41 0.34 0.21 
9 4.43 6.07 2.56 -2.50 0.10 0.14 
Table 3 
Averag~ Leakage 
( f! A) 
Average Vc @ 100 f! A Average Cm (mmhos 
Wafer n-Channel p-Channel n-Channel n-Channel p-Cha nne 1 p-Channel n-Channel n-Channel p-Channel p-Channel 
280 460 1. 54 1. 55 - .79 - .78 1.10 1.07 1. 82 1. 75 
5 88 163 3.08 3.08 -1. 18 -1. 21 0.61 0.61 1. 79 1. 79 
7 107 139 1.77 1. 78 -2.12 -2.14 1.07 0 . 99 1. 27 1.27 
9 88 139 2. 77 2.49 - 2 .02 -2.22 0.f6 0.68 1.16 1.14 
TC-4 Proces .' Comparison at 3000 C 
~he tables show that , except for wafer 5 , the 
theory and the actual data generally agree . 
The guard-ring , junction isolated CMOS 
proce3s is quite clean and uses Qss , Nst 
reduction techniques and other schemes to 
reduce oxide contamination. 8-1 1 For example , 
by annealing with N2 we decrease Qss, and by 
annealing with H2 we decrease Nst . Careful 
and clean processing decreases sodium and 
potassium contamination . The circuits were 
metallized with standard aluminum l ~m thick , 
and standard p-glass passivation was used ove r 
the metal . The components were packaged ifi 
a ceramic , l6-pin flat pack . 
Stability 
Although we will not discuss all the 
parame~ers tested, as an i dication of 
stability, we wj ll discuss data for gate 
voltage at lO~A (TC-l) alld 100 ~A (T':-4), and 
leakage currents . 
To determine gate voltage , each transistor 
was meesured separately. The source and sub-
strate were connected to ground, and the dra).n 
was conne ted to an 8-V source. The voltage 
on the gate was slowly increased until lO~A 
was measured between sou ce and drain; this 
voltage was recorded . The lO~A value includes 
the reveres leakage current from drain to 
substra te but not from p-well to n-substrate. 
In all data obtained, 10~A was not exceeded in 
the gate voltages measured for TC-l (lO~A) c: 
for TC-4 (lOO ~A). See Table 3. 
Leakage Currellt 
The leakage currents discussed are drain-
to-source channel leakage , drain- to-substrate 
reve: se bias 1eakage , and p-well to n-substrat~ 
leakage. Tl.ey were measured with the tran-
sistors connected as a CMOS inverter. With 
one transistor biased strongly on, we then 
measured the current thac the other transistor 
allowed to pass while it is turned off (Figure 
1) . Thus, we have a worst case measurement 
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for leakage . In all cases, leakage was small 
enough (1: . < Ids) to allow the semiconducto 
to remain useful in actudl circuits. 
IdS 0' TO oS VOlTS 
ifi ~ I .... .L ··~I llA8 p+ p , 
G> 
N° 
~'igure 1 
Measurement of Leakage 
Current for n-Channel 
(1) Drain to Source Leakage 
(2) Drain to p-well Leakage 
(3) P-well to n-substrate Leakage 
In all cases, we determined that the n- and 
p-channel devices were reasonably stable and 
functional except for wafer 5 which remains 
an unexplained anomaly. 
Wafer 9 demonstrated good stability, low 
leakage, and a reasonable VG at 10llA on both 
the n- and p-channel devices. TC-4 data 
supports this finding but has an order of 
magnitude increase in leakage because of its 
larger size. 
Inverters 
Data from transistors connected as 
inverters, show that they will perform as a 
small-scale integrated circuit (SSIC) at high 
temPtratures for extended periods of time 
(300 C for 1000 hours). 
VNL and VNH 
In this test, we measured the output 
voltage with the inputs at 1.SV (VNL) and 3.5V 
(VNH) obtainir.g functionality an.d noise margin 
parameters. 
ION and lOP 
With these tests we determined the drive 
current capability of the n- and p-~hannel 
devices when hooked together as an inverter. 
Results 
The data for inverters show that all 
processes were functional at 300°C after 1000 
hours. In all cases, drive currents decreased 
with increaDing temperatures as theorized; 
cur~ent is lost to ground throu<;ih several 
leakage paths (Figure l} as temparature 
increases. 
Judging from the data obtained, there 
seems to be no olltstanding advantage in one 
process over th& other. There should be more 
dynamic tenting to determine this. The d&ta 
do suggest that drive currents for the higher 
doped devices (wafer 9) are more symmetrical 
for a given geometry and are le •• temperature 
dependent than lower doped devices. Purther-
more, CMOS, when digitally operated, works in 
a complementary mode, that is, when one 
tranaiator ia on, the other is off. This ia 
helpful for reliable high-temperature perfor-
mance because it allowa both device. to go 
depletion yet still perform a given digital 
function (Figure 1). Therefore, we can leave 
the threshold voltages closer to zero than when 
the devices must remain enhancement at lOOoe, 
making higher speed devices possible. Wafer 
5 has not been discussed because of its 
unexplainable behavior. 
Simulated dielectric iaolation inverter. 
showed similar trenda but with a vast iMprove-
ment in leakages. This makes a big difference 
in noise margin and abaolu~e temperatur" 
optimization. 
Many trade-offs are necesaary to determine 
the best way to build high-temperature CMOS 
circuits. The principal parameters tnat must 
vary are dlping profiles and aize; oxide 
growth and overall cleanliness make the circuit 
possible. 
Process (Doping Profile) 
Judging from the results of this study, 
doping profiles like those of wafers 7 and 9 
are best for high-temperature use. Application 
is extremely important because we must know 
what is expected from the circuit before the 
right process is found. For example, wafer 9 
(n- sub ~2 x 10 16 em' and p-well Ws ~4 x 10 17 
em-') might appear to be the best ~hoice for 
high-t:emperature electronics --- it has good 
symmetry, exhibits small variation with 
temperature, and has reasonable drive current 
capability. However, in some applications, it 
may have too high a threshold voltage and eoo 
low a breakdown voltage (~12V). ~herefore, 
depending on the circuits used, in~reasing 
the doping to increase the temperature range 
of the CMOS does not always produce an ideal 
circuit. In fact, some electrical require-
ments may make it impossible to develop a high-
temperature circuit by using silicon planar 
technology. 
Geometry 
When designing the mask set for high-
temperature circuits, we must include seve~al 
considerations not necessary when designing 
room temperature circuits. For Example, of 
major importance is the fact that the area 
betw~e~ the p-well and the n-substrate must be 
as small as possible to decrease reverse 
leakage. This means that each n-cnannel 
tr.'!lsistor should have its own p-well. The 
price for this ls an undesirable increase in 
the silicon area. 
The mobility of holes and electrons 
decreases with increasing temperature but not 
at exactly the s~me rate. However, the ratio 
of Z/L n-channel to Z/L p-channel should be 
the same a9 in room temperature circuits to 
kAep the circuits complementary. Keeping 
tneir ratio t~e same as in room temperature 
circuits seems to be a good compromise. 
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For higb temperatura circuits, the uea 
f~ the drain to the substrate junction 
should be as _11 as possibla to decnase 
nverse leakage. 'ibis is acccmplisbe4 by 
horaaaboeing the l/La, t:beraby increaainCJ 
cizcait dans1ty- this aetb04 is alnacly in 
COIIIIIOn use. 
'to maka higb-ta.perature circuits IiIOr8 
nliable, _tal linas should be as brOad and 
deep as possible, again sacrificing chip area. 
Conelusions 
Bxistinq CMOS technolOCJY can be used to 
produce stable and useful circuits that oper-
ate at 300'C for 1000 bourse This accaaplisb-
IIIeJlt, however, sacrifices same \.'bip area and 
does not provide qate protectior.. For this 
latter problem, hiqh-temperature GaA8 and 
GaP diodes should be developed as protection 
devices. Although these diodes would probably 
be outside the CMOS chip, they could be part 
of the same flat pack. 
Dielectric isolation CMOS would be a 
. qreat improvellleJlt over juncHon lsolation and 
work has begua in this area. New solar cell 
diodes show promise as input protection 
devices. This would allow us to be completely 
inteqrated aqain. 
• •••• 
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FOR HIGH TEMPERATURE ENVIRONMENT (550-Jooo° F)-
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and R. L. VIC 
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Laboratoires de Marcoussis 
Route de Nozay 
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ABSTRACT 
Sodi~sulfur cells are an attractive electric energy 
storage for long service, in !t~:-ong enviroraent. 
State of art is given. More than i'OO Whlkg cells hive 
been tested. The knlMl range of "".Irking taperature is 
550 - 7500 F. Self-discharge to; quite nonexistent for 
IIOnths in operation. 
Technical basis for expecting an operating range up to 
1 0000 F under high pressure atmosphere are given. Pos-
sibilities to adapt size and characteristics to parti-
cular interplanetary mission are discussed. 
1) - OPERATION AND TECHNOlOGY OF THE SODIUM-SULFlm CELL 
Figure 1 is a schematical view ~f a sodium-sulfur cell. 
The sodi .. , which is the negative pole, is inside a 
8-aluaina glove finger. 8-al .. ina is a ceramic having 
the property of transiting Na+ ions i it is therefore 
a solid electrolyte. Outside the B-alumina glove finger 
is located the positive electrode which is formed from 
sulfur held in a graphite-fibre conducting network. 
The whole is enclued in two steel containers, separa-
ted electrically '"rom each other by a ceramic insula-
ting ring a-a)::!11~;", 
The cell is IIIlnufactured in the charged condition. Du-
ring discharge, the sodium passes through the solid 
electrolyte in the form of Na+ ions and ~cts with 
the sulfur whil~ giving off polysulfides. " 
For the operation to be correct, it is necessary for 
the reagents, sodi~, ~u~rur, polysulfides, to remain 
liquid. For that, the temperature must be greater tt.n 
500° F and preferably close to 6500 C. 
The cell Illy be recharged and so operate as an accumu-
lator, able to effect a lar~e number of successive 
charging cycle~. But for that, the sulfur-lraphite 
electrode must have special properties whi~h are obtai-
ned through complex and elaborate manufa~turf:. However, 
even the primary sodium-sulfur cells are capable of 
being partially recharged and of operating for a long 
tile as an accumulator, but with a capacity of only one-
third of the normal capacity. 
The open-circuit voltage is 2.08 volts. The practical 
operating voltage may be chosen between 1 volt and 
2 volts depending on the power and on the discharge 
conditions. 
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2) - STATE OF THE ART 
The principal technological problems have been resolved 
during recent years. 
It was a question of : 
- the manufacture of the solid electrolyte 
- soldering of the solid electrolyte to the 
, insulating a-alumina ring 
- perfectly tight sealing of the steel contai~ 
ners on the a-alumina ring 
- the manufacture of the sulfur electrode 
- and different other practical filling problems 
and sealing in an atlOsphere perfectly free of 
any trace of water or of other polluting mole-
cules. 
At the L.d.M. sodium-sulfur cells are at present manu-
factured in two sizes. 
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aodlum-aullur cella 
A small - size cell model (4 .5 Ah) is manufactured and 
used solely for laboratory research and experimentation 
purposes. A large-size model (260 Ah) is also at pre-
sent manufactured in the labo,·atory. fts dimensions 
are optimized for load leveling. 
The principal characteristics of these cells are given 
in the foll owing table : 
Figure 3 gives the electrical characteristics of a cell 
depending on the charging condition . 
It should be noted that manufacture is ea sier and more 
reproducible in the large size than in the small size , 
which favours then high-energy app lications on board 
and not miniaturized appl ications. 
One very in teresting characteristic of the sodium-
sulfur generators is the absence of self-discharge. 
There is no self-discharge at ambient te~perature and 
even after a long period of storage (greater than 1 
year) at 6500 F no self-discharg was measured . 
) 
) Performances 
for dischar!.jes Small-size Large-size) 
cell cell) 
. within 10 hours ) 
~ --- .. --------------------------------- ~ -------------- ------ ------------~-- ------- -- -- -------------------~ 
( Effective capacity : 4.5 All 260 Ah ) 
(( ) Average voltage 1. 6 V 1. 5 V ) 
( ) 
( Effective energy 7.2 Wh 390 Wh ) 
( j 
( Weight 100 9 1730 9 ) 
( ) 
( Energy per mass unit 72 Wh/kg 230 Wh/kg ) 
( -------- ) 
The above characteristics relate to cells fitted with 
sulfur electrodes able to o~~rate as accumulators (se-
condary generator). Similar cells, but provided with 
primary electrodes (primary batteries) ~~vld have capa-
cities ana energ\es about to % oreater. 
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3) - SPATIAL .~PPLlCATION 
The operating temperature (650· F) which is a difficul-
ty ana a ~andica for ground a~plications may become 
an extremely favourable factor for sorr.e spatial appli-
cations . 
We think immediately of the cases of interplanetary 
probes which must travel through high-temperature at-
mospheres. ~uch is the case of probes whose mission is 
the explaration of VENUS . For exa~ple , at an al titude 
of 17 km, the temperature is 630· F and under these 
c0nditions the sodium-sulfur cells operate freely, 
withoJ~ n ding any heating or heat insula tion. The 
high pr ~~ur (2B bars) which reigns at this altitude 
can be withstood by the containers because of their 
cyclindrical shape and small diameter. Nothing stands 
in the way of very long durat i on mi~sions, which may 
be considered in months or evun i~ years . 
However, it must be recognized that the pres"nt cells 
have not been optimized for such spatial applications 
and that certain modifications would have to be made. 
For example, for operating in any position a d wi th 
any orientation, it would be necessary to provide the 
inside of the solid electrol yte with a porous layer 
wettable by the sodium which is deSignated sodium wick. 
A great number of experimental checks rema1n to be 
made, during which certain imperfections might appear 
and involving stu~ies and modifications with respect 
to the present state of the technique. These tests re-
late for example to 
- resistance to high accelerations (several 
hundred g) 
- resistance tol.hocks and vibrations 
- possible problems of thermal shocks on rapid 
entry into hot atmospheres 
- the problems of checking and guaranteeing re-
liability. 
4) - FUTURE POSSIBILITIES 
From the mechanical and sealir.g point of wiew, present 
cells are able to withstand substantially 1 000· F. 
But the pl'obl ems of corros ion of tl.p conta i ners, which 
are overcome at about 6500 F, limit t he serviceable li-
fe for higher temperatures. 
However certain simple solutions may be conS1dered. For 
hirh-~ress ure atmospheres, the use of deformabl~ con-
tainers would be a neat solution, both for reducing 
the weight and for resolving the operating problems . 
In fact, it wou ld be possible to balance the internal 
pressure with the ~xternal pressure, which would al low 
operation at practically unlimited pressures. Under 
high pressures, boil ing of the sulfl'r only occurs at 
much higher temperatures and conseQuently operation 
close to 1 000· F would become possitle (at 1 000· F, 
it is sufficient for the pressure to be greater than 
3. 3 bars). 
Figure 4 shows the possible o~eratin~ range. 
4 
. 
• 
The prinCipal problem would become that of high-tempe-
rature corrosion of the container by the polysulfides. 
The anticorrosion protection used at the present time 
and limited by its cost, could be substantially 1ncrea-
sed and solutions using more studied m~terials and 
techniques may be considered. 
In any cas, the corrosion problems are less serious 
when the missions are limited to a few days or a few 
tens of days and not to years. 
It is then not utopian to put forward ti~ sodium-sulfur 
generators as ~ ' tremely valid candidates for future 
ground exp lorations on 'ENUS (900· F, 100 bars). for 
missions of fairly long duration. 
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STUFrtD J«) LAYER AS A DIFFUSION BARRIER IN METALLIZATIONS FOR HIGH TEMPERATURf ELECTROllleS 
John K. Boah. General Electric CCIIIPIny. EP-7. Syncuse. New York. 13221 
Virginia Russen. Gen .... l Electric Company. £1-3. Syncus •• IIaw York. 13221 
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Abstract 
Auger electron spectroscopy (AES) was 1IIP10yed to 
charectertze the diffusion barrter properties of 
.,l,beIt ... in the'CrSi2lMD/AIJ _tallization systaB. 
T.., t..iI i'ri.r action of No was claDnstreted to persist 
even after 2000 hours annealing tiM at 300°C in a 
nitrogen ambient. 
At 340°C annealing tlllperature. howver. rapid 
interd1ffuo;i' . .as observed to have oc:curred bet .. n 
the varlou ... tal layers after only 261 hours. 
At 450°C. the metallization degreded after only 
tND hours of annealing. 
The presence of controlled .. unts of oxygen in the 
MD la.yer is betteved to be responsible for suppressing 
the short circuit interdtffustbn betwen the thin 
fn. layers. Above 340°C. it is betteved that the 
increase in the ox,nen .,bit ity led to deterioration 
of its stuffing action. resulting in the rapid 
interdtffusion of the tlltn film layers along grein 
boundaries. 
The CrSi2/_/Au barrier Metallization system lent 
itself eas11y to fine 11ne patterning. 
Introduc:tion 
Thin film metallizations playa critical role in the 
reliability of microelec:tronic: devic:es. The 
deleterious effec:ts of alumima alloy penetrationl -2 
and the -purple plague-3-4 in gold-aluninum thin 
fnll c:ouples are wen-kno ... exuples. Thin f1111 
_tallizations are que up of very ... 11 grains. 
high densities of grain boundaries and dislocations. 
It is 1IIN!1lestabl1shed thlt grain boundaries and 
dislocations increase ato.ic: IIQb11ity by ac:ting as 
. short c:ircuit diffusion paths. 5-. Gjostein6 has 
shown that for fac:e c:entered c:ubic: metals. thin film 
interdiffusion 15 c:ontrolled by disloc:ation pipe 
diffusion and grain boundary diffusion in the 
tellpereture range 30-60 percent of the melting 
point. Behw this taIIpf!rature range. interdiffusion 
is not very ,\ignificant. Above thts temperature 
range. l,ttfee diffusiC'ln predominates. Diffusf",n 
barriers 51c:h as stuffed barriers. passive ~~rriers. 
sac:rific:ial barriers and thermodynamically .table 
barriers. are intendul to suppress short c:ireu1t 
controlled interdiffu1ion. The purpl~ plague 
_ntioned ear11er can t.@ .C~!"~~ Co Kirkendall 
voiding through short c:ircuit interdiffusioR. 
Harris et a18 reported that the diffusion of T1 in Mo 
w .. inhibited by the presenc:e of oxygen in t!,'l ttl 
layer cf a T1/MD/Au systell. Nowic:ki and wang 
observed the suppression of Au-Si inter.1xing in 
Si/MD/AIJ syst. if the MD layer .as reac:tively 
sputtered in N2-Ar Rlixture. They attributed the 
enhanced MD barrier ac:tion to N2 oc:c:upation of the 
oc:taheclAl sites around the MD atollS. Neither of 
the above studies dealt with prolonged annealing 
effects at high teMperatures. 
ill 
The need for htgh te.pereture (up to 3OO0 e) .tcro-
electronics applications tn SUCh diverse fields is 
aircreft engi .. controls. nuclear reactor core 
.nitortng tnsm.entation and oil and gas .. n 
dhnhole insm.entation las further illPOsed 
stringent reli&bility requtrellRts on .icroelectrontc 
interconnections. DiffUsion barrier protection of 
the o"-1c contact la.war and .nal conductor la.war thus 
as~s naw itnpOrtaRCf". This Piper will discuss the 
enhanced high u.pereture diffusion barrier properties 
achieved through the introduction of controlled 
.. unts of ox,ygen in the MD barrier la.war of the 
Cr/MD/AIJ .. tallization sys_. 
A barrier lletalltzation s,Stell is sho ... sc'-tically 
in Figure 1. It consists of an o ... ic COIttac:t layer 
(crSi2). a diffUsion barrier la.war (stuffed MD) and an 
interconnect or conductor layer (AIJ). Figure 2 
illustrates a tri~tal systaB .... re diffusion barrier 
protection is lost during heat treat.nt. 
Experi_nta 1 Procedure 
Sequential deposition of the thin f11. layers of Cr. 
MD. and Au on (lll)-oriented. N-type silicon single 
c:rystal wafers was carried out using planar r.f • 
.. gnetron sputtering (Perkin-Elller Ultec tblel 2400-
SSA). Sputtering pressures wre less than 10 IItOrr 
using argon. Oxygen-argon yes .ixtures wre utl1ized 
for reac:tive sputtering of the MD. Prior to sputtering. 
the sl1ic:on wafers wre etched in dl1ute HF. rinsed 
thoroughly in de-ionized water. air dried and trans-
ferred iamecliately into the sputtering c:huber. 
After sequentially depositing the Cr/MD/Au system. 
sintering was perfo"'" in a quartz tube in a flowing 
n1"troge .. ambient at 450°C for 15 minutes to affec:t 
CrSi2 formation. 
Annealing experiments wre subsequently carried out 
at 300°C. 340°C and 450°C. The 300°C anneal s wre 
perfo"'" in nitrogen ambients in a quartz tube for 
1:;U nours. 1000 hours and 2000 hours. 
Annealing experiments above 300°C were carried out in 
vac:ulIII. AES was ...,loyed to study the extent of thin 
f'; III interd1ffusion betwen the various Ntal layers. 
Fine line pattern definition .as evaluated using a 
c:ombination of photolithographic and c:hemic:al etc:hing 
techniqu~s. 
~, and Disc:ussion~ 
AES profl1es of the Cr/rto/AIJ syst. ~.fore and after 
sintering at 3000 C are ,hown in Figures 3-6. There 
was limited penetrlltion of the Cr l"yer by the MD layer 
during the sputter d~~aition. After annealing at 
300°C for 2000 hours. the diffusion barrier properties 
of the MD layer wre found to be fntac:t.· SollIe re-
distribution of the oxygen in the MD layer oc:c:urred 
during the 300°C annealing. The suppression of the 
expected grain boundary interdiffusion may be 
ascribed to the OQIIn iRCOl'ponte4 into till ltD 
11181'. The stuffing behavior of oQgen -.v be 
st.nar to tt't5 of nitrogen tn Tt-W observed b.v 
Naw1cki It a1 ta till MITt-WAIl s",a.. Nowicki 
and wang also reported that controlled1RCOI'porttion 
of nitrogen into .,,vbd .... si,n1ficantl .v reduceo the 
.... of gnin boundar.v interdi fuston in flllJ/Au 
couples. 
AnnaIl ing above 300·C revealed tlat ox.ygan stuffing 
does ADt COIIPletel.v suppress short circuit controlled 
interdtffusion such IS sho", in the AE5 prof11e of 
Figures 7 and 8. In fact. at 450·C. the ~n 
.bnitl was so high ttat stuffing action was lost 
with a resultant loss of Mo barrier action after 
only 2 hDurs of annealing. This observation is 
consistent with the equations of Gjostein6 and 
other recrtlY observed thin fil. ~nterd1ffusion 
phanDIIIeRI. Fine line patterning .. s accOlll"- :shed 
using photol1thognP'-Y and c_ical etching !ouch as 
sho .... in Figure 9. The fine 1 ines are til«) microns 
in width. 
5'-1'1 
The diffusion barrier action of stuffed No la,Yers 
las been clelDnstrated to be reliable at 3oo·C for 
at least 2000 hours in a nitrogen Ulbient. The 
incorporation of oxygen in the No la,Yer 'Is belteved 
to be responsible for the enhanced diffusion barrier 
ar.t1on of the Cr/tta/Au II8tallizatton sys_ at 
temperatures below 300°C. Above 300°C. the No 
barrier action rapidly deteriorates. 
The cooperation of Dr. Joseph Peng (fo ..... rly of 
ARACOR. Sunnyvale. California. and ADIII with 
Fairchild) and Dr. Aristotel1s Chr'lstDu (NRL. 
washington. D. C.) in the AES analysis is 
gratefully acknowledged. ~r tlanks also to 
Dr. Christou for many helpful d'lsucssions. 
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Ftgure 1: saeMnc IUUS1IAnCIII CfA "SlIIRD" __ IIOIt 1HE 
CASEOUS IMPURITY SEGllEGAllS 10 GRAIN lOUNlllRIES. 
Figure 2' 
sOiMlTlc ILlUSTlIATlCllII A TRI-MOAI. SYSlIM WH[R( 
BARRIER PROlEtTICli IS lOST DURING HEAT TRfAIMlNT 
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Figure 3: . 
AES SPUTTER PROFILE OF THE Cr/tta/~ SYSTEM AFTER 
CrSi 2 FORMAHIIt 
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Figure 4: AES SPUTTER PROFILE OF THE Cri Me /Au 
SYSTEM AFTER A 168 HOUR ANNEAL AT 300· C FOLLOW ING 
THE CrSi 2 FORMATION 
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Figure 5' AES SPU:TER PROFILE OF THE CriMe/Au 
SYSTEM AFTER ~ 1000 HOUR ANNEAL ~T 300·C FOLLOWING 
THE CrSi 2 FORMATION 
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Figure 6: AES SPUTTER PROFILE OF THE CriMe/Au 
SYSTEM AFTER A 2000 HOUR ANNEAL AT 300·C FOLLOWING 
THE CrSi 2 ~ORMhTION 
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Figure 8: AES SPUTTER PROFILE OF THE CriMe/Au 
SYSTEM AfTER VAr.UUM SINTERING AT 450·C FOR 
2 HOURS 
Figure 9; PHOTOMICROGRAPH OF FINE LI NE PATTERNING 
OF THE CriMe/Au SYSTEM. THE FINE LINES 
ARE 2 MICRONS IN WIDTH . 
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Figure 7: ~ SPUTTER PROFILE OF THE Cr/Vo/Au SYSTEM AFTER VACUIJI SINTERING AT 34011( FOR 264 HOURS 
./ 
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RBPltACTORY GLASS ARD GLASS CBlWIIC TUBI SIALS 
Clifford P. Ballard ~ Doaa L. Stewart 
8aDd1a Natioaa1 Laboratories 
Albuquerqua, Rev Mexico 87185 
ea.ple. vacua tube eave10pu are required to 
bouse and support mtearated tbeDlioa1c circuits (nC) 
cIur1aa loq-ten operatioa at elevated ce.peratures. 
L12G-ZnG-Si02 &lass ceraaic and Cao-A1203 llass seals 
wre 1aveatipted because they are refractory, 
IIOldab1e, have relatively hi8h the~ expaaaioa 
coeffic1eata aad bond directly to a variety of _tals. 
Hater1al.a and teclm1quea were deva10ped to 
fabricate the silicate 8laaa ceraaic (PSOO·C • 1050.; 
TI • 450·C) into a toroidal tube deatp COIltaWDI 
64 Pt/Ill fsedthrouahe. Sub ...... lle. wen exposed 
to 600·C for periods in ace .. of 140 hours with DO 
datarinratioa of vacuua seal mtelrity. However, 
lithia ioa coIIIluctiv1ty reduced lead-to-lead 
reaf!!tance below 1 MIOtla at 350·C, yielding a 
davice unacceptable for rrc .pplicatioaa. 
The calcia alUlliDate glue (p500·C • 1090.; 
TI • 900·C) coataiaa DO alkali but 18 lIOn difficult 
to fabricate into c...,lex ahapes. Special transfer 
IIOld1q techniques were developed uataa pre-_led 
_tal piece part.. These aubaa __ lle. were vacuua 
tigbt. had • lead-to-lead resistance of 20 _80hms 
at 600·C and are believed acceptable for rrc 
applicaUoaa • 
" 
115 
" , I 
r 
j 
I 
r I 
,.. 
• 
Page intentionally left blank 
.. 
PACKAGING TBClINlQtmS FOR LOW-ALTITUDE VENUS BALLOON BEACON 
ThOlllas J. Borden aDd Jolm W. Winslow 
Jet Propu1siOll Laboratory 
C,l1fornia Institute of Tecbno10gy 
Paseclena. Cal !forais 
This report presents the results to date of a 
specific desian project. in which a microwl.ve 
beacon 1s reqa1red to operate for a 11aitwd tiae at 
hiab temperature (~J2)oC) and at hiab pressura 
(~1? bare). in a cheaica11y hostila anvironment. 
after survivlna 1arae mechanical ah~k forces (up 
to 280 aa). One of the moat interest ina results of 
this work ia the UDCl1n& that IIIIIlY existlq. 
caa.ercia11y-availab1e components can be used in 
such a dasilD witb only minor aodificati088. A 
further rasult of some intarest is that 8 crude 
(and consequently low-cost) testing progr •• can be 
desianed to identify and select promising commer-
cial components. 
(lO.~ ceruic-oxide-semicoDduc tor 
DC direct c .. rrent 
g acceleration of gravity 
!IP' bydrogen fluoride 
MHz .... hertz 
HOS .. tal-oxide-semiconductor 
PIP peak to peak 
a-c resistor-capacitor 
IF radio frequency 
V volt 
VlB Venus balloon beacon 
lnt roduc tiOD 
The goals of this low-cost design effort are 
to develop a short-lived microwave beacon which is 
capable of intermittent operati08 while suspended 
from a balloon floatinl in the at.asphere of Venus, 
and to do it within a relatively modest budaet 
($1601). It sbould be ade clear from the start 
that we are discussina tbe beac08 developmental 
1IO'1e1, not fli&ht hardware. The fUpt .ade1 has 
not yet been built and, in view of recent changes 
in the Ven"s m1ssi08'8 scope, may not be built for 
some time. SUll, the design exercise is an inter-
esting exaaple of what can be d08e with liaited 
funds and with exic.ting c_rcial components, 
lIIOCIifyinl them wlwn necessary, and by usina also 8 
bit of that fuous American inaenuity. 
The low-altitude tez>us Ballo08 Beac08 (VBB) 
was conceived 8S O8e approach to studying the winds 
ff Venus. VlB 1s a _11, L-band microwave trans-
aitter to be suspended from a biah-pressure Fr~nch 
bal108, oae-aeter d18lDetar. filled with water vapor 
as the flotation .. S. The bu('08 is designed to 
transait a saries of 1 microsecond. 1% duty cycle 
pul .. s whleh will permit Earth ground stations to 
track the balloon as It pc. blOWll about by various 
Venusian a\:.aspherle disturbances. 
At the proposed 1S-1n fUpt altitude, the 
expacted abi_t conditious are 32S·C (617°') and 
10 bars (160 psla), with wind velocities as high as 
20 _tars/sec. The IItmosphere la priurily carbon 
dioxide, with traces of other .. ses iDclucl1ng HP. 
The forc.s on the beacon-balloon .,st .. during 
entry into the Venusian atllOsphere are calculated 
at 280 as for two .inutes. The total time of 
ll7 
Utaht of tbe balloOD will be 240 bra. with the 
tra_tur OD dud ... 96 fi,\, ......... t.I pedacla. 
&paced equally durlq thoa. teD Barth daya. 
piscussion 
The VIB electroaic .,st .. capri ... batter1ea. 
power supply. U cavity. cavity lIOdulator. ti.ler 
switch. and ant ..... (rilUl'e 1). The ujor p&'Obl. 
81"_ are the pover supply (1000 we nueled to fiN 
the iF cavity). ad the cavity .adulatol (pul .. 
tilliDa accuracy b.tter thaD 1 part ill 107 required). 
The power supply was designed to us. rsecl Bw1tcbaa 
both as input choppers and output rectifiers. The 
cavity modulator is a ~arge hybrid circuit usinl an 
aspeclally cut ~rystal as the tt.ing element. Both 
will be discussed in detail sbortly, but first a 
word about the .. sier parts. 
Fiaure 1. VlB Block Diagru 
Batteries 
Power is supplied by 1.5 V sodium cells. whose 
electrolyte melts at ~280oC and can operate in the 
liquid phase up to ~350·C. These cells hold a 
charge indefinitely in their solid state end pro-
duce 20 watt-hr per cell when in the liquid stste 
(see Figure 2). Since these batteries pr~uce no 
power when soUd, i.e., below 280°r., they hecome a 
built-in O8-switch for the system, thus e1.iaiaaUng 
one set of poteutial headaches including the mass 
of a lIain powe' :;pitch. To aet the power needed 
for 8 hours of ',Hstler. requires four cells. 
These use up half of VBB's 2-ka total mass limit. 
A timer was needed to spread the power usage 
out over the 24G-hour fUpt. A mechenica1 timer 
(either a motor- or solenoid-driven escapement) was 
c08sidered, but these had both mass and power-
c08.u.ption penalties. In view of the hiah Venus 
&abieat tempelatuf& and other htgbe. temperature 
ROurces (e.g •• the U cavity operating tempersture 
is Db the order of 4~O·C), s bimetallic awitch 
seeMCl an attractive solution. Several bimetallle 
switches of suitable time cODstsnt were fouad avail· 
Fl ur 2. Sodilli~ Balt>ry C 11 
. b1e romm rclal1y, 0 this approach W2S con idered 
the primary solu tion to lh ' tLming probl m. The 
motor- and ul noid-driv n sc p m nt wer relegated 
to back-up status. 
RF Cavity 
The RF cavity UN d tor the development model 
Is a standard aircraf transponder RF cavily , made 
by Cener 1 E1 ~trlc Company , modified by the manu-
facturer tu withstand the 32S·C en ironment. The 
engineer ing st ff of the CE tub divi ion was inl r -
sled in th proj ct and made us an offer that, 
from both "chadu1 and financial star.dpoints , we 
could not r (u e. In principal the conversion 01 
the s tandard RF cavity to a hIgh temp~rature d~vic 
was not too omp1i at d. The major chang s ~ nt red 
around the materials u8~d to mak th c vity and the 
lyp of .ol d rtng/w Idlng u d In It a~Remblv. The 
tube .tself w.'s I r ·ady d signed to op rat w.1 
above 32S·C . 
An antenna wirh the proper radiation pattarn 
was found nd scaled down to op rill" In I-baud. 
(S Flgur J .) Ther is no obvious r ason why th 
pattern should cll ng at tho high temp r tur 8 
xp cll~d of this proj ct , but th ortil.1UlIl op rating 
frequency will change if dimen ions chang. H ilL', 
a te t antenna w bulll from olld ccpp'r for p t-
l rn verHicaLlon and for Crequ ncy-shiCt valu-
tion at L-band fr qu nci L and high temperatur s. 
The test model is too massive for flight use; but 
giv n additional tim and mun y, the flight unit 
mass could be re~uc d gr a tly, .g., by d 8ignln 
th' fluk h~llow, by Incorporating th ground 
pI n 1nro the transmitter box, a n~ oy u8ing 
lighter construction m t rl Is. 
Antenna Cable 
On probl m which w had to solve lha~ ~as oat 
80 simpl s it at ir.t s m '~' w I conduc~ing 
th RF sign 1 from lh cavity to th ant nna. Th 
coax cabl industry curr ntly produces high l mp r-
lur • mlrigid coax _abl lh l will wilhst nd 
32S'C ["c xtend"d p ci oda. This cable uses 
pow r d ",.a~n .1um ox!d" B th di 1 ctr!~. Since 
this Mat rial is hygr08coplc, both nds oC th 
C bl muae b 0 al d. Unfortunft ly, no cumm r-
dally vailabl h nn .. :ic llv-a _if l!'r\ conll'ctora 
•• 
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Fi ur' 3. VBS Antenna 
could be found , for any temp ratur cang 
w decided to do it ourselv s. 
Ii nc 
Ie had b ' n ,ot'd tha~ th standard typ 
n ctors for 0.141 s~mirigid c bi , us ~ for t 
some multiplier lransl tOCH for" pos ibl 
osc illatorlm dulator, w 're ~ade ntlr 17 of m 
Sint the conn ctoc Ie v s the cable at lectli 
xpos d , pl~gb f sam d d to 
c real s als at both 
OSH con-
sting 
tal. 
Various typ s of epcYi s w ' ~ coo id r d , but 
were ("und tno vulnerable to water. Previnu~ 
~xperi nc with hybrid con!lt ruction u.:1 r d u 11.3 
ce ramic. After sam investiga ion Macor , a 
machinabl~ cLramic ~jnufacturcd b) Corning Class 
Wor~ , wa lect~d and machin d into ev r 1 
thick-w ll·d w&sh rs. Inn r nd outer wall sur-
faces th n w re coal d with low frit old and 
fir d a~ 850·C to er ate solderabl urfaee. 
The surfac s n xt will b coa ted with a gold 
germanium solder, th wa sh 1 pJacpd in the end of 
th cabl , aod th c bl nd heat d above 360-c to 
compl t the solder juint. Po e-sold rin heLium 
leak test s will b p rform d [0 a8sur lha' no 
detec'able I ak I rg r than 10-9 cels c ar pce-
Ol. Given lhal no su rpris dev lop from sold r-
Ing plug nd conn ctor Imultan au ly, this probl m 
is 80lv d . 
Pow .. r SuppJy 
Fijtuce 4 is a h rna Lic of th,' iloW -r supply-
chopp r-reetlf1 r-driver circuit. Th principal 
component of th ci rcuil, lh tranyfo~er, prov d 
to be th simpl b' tu find. In th literature 
II ludy at th b ginn lng of th wori<, a relt bl' Ul'-
p
'
ler of high t mp ralur transfocm r (Co n rill 
Nag"~l1es) w I locat d. Th e It tr nsConn rs pm-
cur d from hil h funerion d wIthout 
probl ml In d to dat . 
Th· d by the 
fir8t (on-
prlc tical 
d swilCh 
1 rg .'nd 
look fDr 
SW 3 
Figure 4. Schematic Circuitry 
One ~f these le~ us to test some ve r y small 
(TO- 5 can) relays to get an idea of thei r useful 
life and voltage-swi t ching capability . When 
run as self drivers at room temperature and 
9 volts, these relays ran for 23 da:'s at '\.350 Hz 
with no apparent degrada tion. At about 700 V, 
however , t he contacts we re burnt a t a few mic ro-
amps . Since they worked so well at their rated 
winding vol tage of 9 volu , it was felt that they 
might suit the low-voltage side of the choppe r / 
r ectifier cir cu itry . 
lOOOV 
SW 
Accordingly , one of these devices was dis-
sected and examined t o determine what modifica t ions 
they would need to survive a t 325·C . These modifi -
cations , which consis t ed mostly of substitu ting 
high t empe ra ture wi re insula tion and struci 'ral 
componen t s fo r their existing counterparts, would 
have required procedural changes during manufac-
ture, rather than post- assembly retrofits. The 
changes were modes t enough to be quite feasiule for 
typical development projects , but wer e not feasible 
within the time and cost limi t s available for VBS. 
Conse~uently, we feel that this approach is wor th 
stating for consideration in future high-temperature 
proj ec ts, even though we could not use it in our 
C3se. 
Another app roach explored was based on the use 
of se~iconductor devices oS low-voltage switches. 
The chief advantage of such an approach would be a 
significant Simplification of the ct,vppe r /rectifier 
synchronization problem. 
Preliminary tests indicated that the Ha rris 
CD 40090 Ceramic Pack COS/MOS inverter and the 
IRF 351 HEXFET power transistor would func tion at 
temperatures above 2S0·C . A DC/DC converte r was 
designed , USing the CD 40090 as the oscilla t or and 
driver of a pair of the 3~1 IS (see Figure 5). 
For the ccnve~tc. te~ ts . the 1 kV secondary 
was rectified by off-the-~~elf diodes (not shown in 
Figure 5) . These dlodes functioned satisfactorily 
up to about 200·C, at which point they were removed 
from the oven and operated at room temperatu re for 
Lhe higher temperature part of the tests . 
ThE. test converter (see Figure 6) functioned 
for SO hours at 250·C . Efficiency dropped fr m 93% 
at room temperature (20"C) to 73% aL 250·C . In 
view of the lImitations on power available in the 
VSS mi ss ion, this app roach was rej ec ted . Fo:- cases 
not so limit~d. howe_er, this approach should be 
quite useful . 
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NOTE: Q I - Qs CD<4009D 
+6V ON PIN I AND 16 
GND ON PIN 8 
Figure 5. Solid State Chopper 
~ 
Figure 6. VS~ Test Converter Unit 
The app roach finally selected for VSS uses 
reed switches supplied by Gor dos Corporation . 
These high-voltage switches are packaged with 
driver coils similar t o one of their standard 
lines. The contact bounce on these switches was 
markedly less severe than some others tested, and 
are capable of switching the 1 kV secondary without 
difficulty . 
I.e found in our testing tha!: improper synchr o-
nization can result in destruction of the s witches, 
but that if a very precise R-C circuit is employed 
contact burnout on the 1 kV side of the circuitry 
can b avoided . We have found also that type C 
switches (i.e. , SPOT , see Figure 4) can be used on 
the low-voltage side and in the driver circuit , but 
the standard type A (i.e., SPST) switches a re 
required in the s -<;l •• dary side to survive the 1 kV. 
Hybrid }Iodulator 
Earth sta tion tracking of VBB rpquires the 
timing accuracy of the transmitt d pulses to be at 
least as g od as 1 pp.rt in 107 . This requirement 
precluded the self-blocking mode of tube operation, 
and imposed a need for some sort of modulator. A 
high-tempera~ure test prograo at J PL several years 
ago had establi&hed that properly cut crystals w re 
capable of maintaining the required accuracy . 
Three crystals (3 MHz, 5 MHz, and 10 MHz, respec -
tively) cut for minimum drift at 325°C , have been 
acquir~d from a commercial supplier . As of this 
writing, these crystals are being tested a t temper-
ature to verify turnover points and drifts. 
The crystal control circuit designed as a 
result of the above considerations is shown in Fig-
ure 7. A breadboard model of this circuit, shown 
in Figure 8, was fabricated from materials known to 
function satisfactorily at high temperatures. The 
pr incipal testing goal was t o evaluate the 215911 
dual JFET ' s ope rations and t o determine what would 
be re~uired to keep it opera ting satisfactorily at 
high tempe rature . 
-N 
I I C1 
I C4 
R. 
r--+------Ior--..... -_-_-_-.... : __ ----. 
G j-::.D-+-____ -!I--_...J 
+----':......t Q 1 C2 
G 
Q2 
s 
Figure 7. Crystal Control Circuit 
Testing showed that a tuned circuit feeding 
Ql (as shown in Figure 7) was required for satis-
factory operation. The results of operating the 
test circuit at 280·C for 100+ hours, which pro-
duce no failures , are shown in Figure 9. It will 
be noted from these data that increasing the tem-
perature reduces the output amplitude. If the rate 
at which the outpu t drops remains fixed, a second 
tuned circuit, feeding Q2, will have to be added to 
achieve satisfactory performance at 32S·C. This 
pres nts no obvious problems. 
It should be noted in passing that it was not 
absolutely necessary for all materials in the test 
circuit to be h lgh-temperature substances. Low 
120 
Figure 8. Breadboard Model 
AMBIENT IN PIP 
+280°C 
Figure 9 . Output Wave Forms 
temperature solder , for example, melted at the test 
temperat ure , but remained in puddles a r ound the 
component leads and performed iLs electrical func -
tions satisfactorily . 
As of this wr Lting , c refined test circuit has 
been laid out on a 2 in x ~ 1/2 in , 96% alumina 
core substrate. Thanks to extensive testing J[ 
hybrid inks for high temperature service cocducted 
previously by Sandia Laboratories, a satisfa,·tory 
ink (Du Pont 9910) was found easily. Gold-
germanium solder has been chosen for connecting 
discrete component leads to substra t e inks . The 
high temperature epoxies and/or potting compounds 
for bonding the discretes to the substrate have 
not ye t been chosen. 
The refined test will be conducted using all 
discrete components. For later tests al'd flight 
hardware , 2NS91 Land 2N3821 dies have been ordered, 
along with chip resistors rated [or 325°C operation. 
It is anticipated that the complete circuit wlll 
fit on a much smaller substrate. 
Conclusions 
The prinCipal conclusion t o be drawn from the 
work reported here is that many ordinary components, 
designed for operatio.1 under Earth-normal condi-
t 
I 
• 
" ~, 
f 
t. 
~, 
, 
l 
Fi ~ 
~' 
f 
t 
I 
tions. II8y be used in extr_ envirooaents -
either "as b." or with lIIiDor-to-llloderete changes 
in their construction. A catalog of such extend-
abillt1ea __ started by previous reaearchers. and 
has been aupmted by the present work. 
In add~tlon. a great deal of useful extend-
ability lr.format1on pertinent to s particular pro-
Ject .. y I.'e gained at relatively 1_ cost. by 
-,loy1ng "rough and dirty" teat procedures. 
custClla-designed to fit the needs of thet project. 
In our case. even though the development model baa 
not yet been tested as a complete system. the 
prospects for a positive. within-budget outcome of 
the Kay-June tiDe-frame development-system tests 
(schedule dependent upon receipt of the flnal-
design cavity. reed switches. etc.). appear quite 
bright. At that tille. our principal problem will -
becOllle meeting the 2-q ..... limt. Given the 
re.ult. to date. it appears tbat the only section 
requiring extensive redesign here will be tb. 
antennaJ and this does not appear to pose any 
significant problems. 
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the aearch by the electronic industry for component I 
that are liabt weiabt, aore COllpaCt, are capable of operat-
ina in very high cellperature and all environmental condi-
tion. ia now provina rewardina. 
'Ibe properties of lucb a fle.xible, transparent, thin 
film of aiullinull oxide inlulated wire or strip (with a 
meltina point of 20SO°C.) is unique for applications in the 
electronic, mialile, atomic reactor, aerospace, and aircraft 
indultries. the oxide filII is highly flexible, suitable for 
all winding. of any size and Ihape of coil (magnetic). 
Briefly touched upon are the ultraviolet, proton gamma ra-
diation ueea, as well as high vacuum and cryogenic applica-
tioos. 
Since the film is inorganic and chemically inert , it 
does not age or deteriorate in storage and has good 
dielectric propertie8 (1000 volts per mil). In brief, 
compone.nts desianed around this unique material will keep 
abreast of present day and future technology. 
Des igner, of electro-magnet ic components can now 
achieve higher ratings per unit of weight and a reduction in 
size. With proper design, le86 insulation will be required 
and the dielectric losses are reduced. 
The use of an aluminum conductor (round or rectangular 
wire or strips) will ssve SO% in weight, which is a distinct 
improvement in commercial applications such as linear 
motors, medical instruments, etc. , where lower mass will 
re.ult in lower inertia. Rotary equipment with low ma88 
simplifies dynamic balancing. As vibration from dynamic 
imbalance is reduced, gr~ater sensitivity and improved high 
frequency response in moving coil applications result. from 
thi. lower mass. In all , it is a d.ream come true for most 
engineers. 
Compared to copper, aluminum with A1 20) insulation 
operates cooler and will not oxidize. When operating temp-
eratures of above 1000 C. , copper will form an invisible 
film of cuprous oxide; above 2000 C. cuprous and cupric 
oxide are formed readily on the surface, thUS reducina t .he 
conductance as ultimately severe corrosion occurs sod even-
tually the conductor is rendered useless. Even nickel 
coated copper is subject to a galvanic action of the two 
metals. In a hiah temperature operation, migration of atoms 
i. created. 
Perfonwnce of e lectrical components in high tempera-
ture is seriously handicapped due to the lack of auitable 
inau lating material. as the component a are aub j ected to 
.evere physical streBles in environme.ntal condition. . When 
failure occurs in organic insulation, the fa ilure remains 
permanent owina to the electricdly conductive carbon paths 
12) 
that are formed throughout the insulation .. well a. other 
endanger ina problema, IUel: .. lack of adhelion, oxidation, 
evaporation, and agina. 
Aging is accompanied by weight 1018 in organic mate.rial 
where shrinkage relultl in the resin portion cauaina it to 
10le ita bond in the slot celle, thul creating failure. 
Va.riation of temperature or rotatina lpet<J causea mechanical 
abuses of the insulation. thermal degeDe": ation is f .. ter 
close to the current-c:arryina cooductors voere the tempe.ra-
ture is at a maximum; ~refore, the f.Llure ia induced at 
the hottest spot of the windint,. 
Aluminum conductor and AI20) insulation, which il cer-
amic in nature, is free of galvanic action or oxidation. In 
case of a breakdown, the insulat ion does not create trackina 
of a permanent conductive path throughout the insulation. 
In fact, oxide from the air creates a DeW insulated oxi~e 
and could repair itself. Iberefore, it is a good reason to 
consider the relation between operating temperature and 
insulation life. A component made with h1~~ temperture 
insulated material will be more reliable and will protect 
itself and its payload from instant heat and pressure. 
For several decades aluminum has been successfully em-
ployed in the electrical engineerina field and in variOUli 
other applications such as in transforllers, generators , 
etc. , using bulky interleaving materials .uch as paper, 
plastics, or laquer aa inaulation--far fr~m satisfactory. 
TABLE I-The""~1 ~nd electriQI con~uctidies of 
aluminum and copper. 
MUTlV( rM[1fItI..I.l toNPKflVfl lCl , --" 
.,. ...... ' ........ -r...........-l 
....... 
11111111111 !] II i 11 111 
,11, 11 111 
Aluminum for electric conductors bas a res istance of 
about 34.5 ohms/mm2, which i. equal to approximately 62% 0 
the conductivity of electrclytic copper. The s pecific 
weight is 2.7 gm/CII2, or about )0% of that of copper. Thi. 
means that an aluminum conductor of equal conductiv i ty 
weigbs only SO% of that of a comparable copper conductor. 
In mauy cues, depending upon design, the conductive weight 
can be further reduced depending on the dielectric lo.s, a. 
aluminum operates cooler, and dissipate. heat more rapidly. 
Copper clad .luminum wire is re-inforceJ with EC grade 
aluminum conductor of an improved deai gn developed to give 
electric power new verut ility in con.truction. In addition 
to the contribution of ita high strength to the conductor, 
it add. to the total conductivity of t he conJuctor, '0 tbat 
it perform. a du;ll function of .trength and conductance. Of 
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1) InIIrdon 'olt ... : 
!lie ponaa fila of AlA .. 
pnaced OD a2 ara" -... 
Itiab paritJ ..eeria1 witb-
oat~ia ..... 
iutalJ 30 to 40 wlta per 
.iero. (0.0000.-). the 
aaterial coapoaitioa et-
hete tile ........ ftltap 
vbieb iDcreuea vitb tile 
1Dcnaaiq PHitJ of tile 
.. tal. !be fil. ia boao-
,.-ou. UDifonal, tbiclt 
vitIDat cncb. caauolW 
to aD, tbicltDeaa. !be di-
.y.IL._..J-_....&.._~ 
....... 
FfI. l-TIIicIIMD .. film va. ..... 
... ...... (rIIII). TIll cIIIIIcIrfc 
........................... 
iInaIIIr 31 tD .-0 1lOIII rms per mi· 
_ (0.00004"). 
electre .tftIIItb varia _ly ill a l'-r faabica vith tile 
tbicbn ... per Fi&un 3. 
2) leautivit)': 'ilia naiativit}' of tile al_'_ oDde 
yaria. vitb taper.ture'" buaiditJ. VbeD tile fila ill 
.-..led. it ~ YarJ 7 .111 to 3 • uP fAaa/ea. Vader 
idpfl caaditiaaa ill a ., ataoapbare. naiatiYit)' of 5 • 
loU -.lea. v .. obtaiDed .t 2ff' c. after cbar&iDa f_ • 
8O.ecoaQ. 
TAIlt IV-f'rapeillea .. ilia ... AlA .......... 
..... --.'.-c:1 4,_, / ==:..=-...... ' .. ·CI ::"oc,:mrr, 
....... ,., .. ,-, Coof. .. ____ 0;)(.'" 
-- .. ..,., 7t 
_'II'~-' =_ ....... _, __" .. ·C\ ,., ... ,_' 
, ... C _1_' 
--,--,-, --__ ,.·C"IIIMe'., ......... 
.... _" .. _,I.·C' __ 
3) Dielectric CoaataDt: 'DIe dielectric: .... taDt (pa- . 
aittidty) of A12~ fila lie. ·,.tveea 8.5 aDd 9.5 wbea 
.... ured ia dry .ir at. ODe ee,.herta. lieilerl,. 10 •• 
fact« (taD delta> u O.liOOlt ~.. like coaditiaaa. 
1) &anile •• : 'DIe fila ia cer.aic: ill aatun .... vill 
naiat aurieee .cratc:bu IIIIl ... iaa. 'DIe cIe&ne of bmI-
.... depead. ou tile poroaity aDd the deptb of tile oxide 
layer. re.ta aade aD -..oua Nap'" of yuyiDa rIa&reu of 
poroaity bJ ..... of acntcbiaa tile .. ieee with a Beedle 
bavi .. a cautaDt load of 130 snu aboved that ~CIUIb 
va adIieved ill tile aoat pomua ...,Ie after 16 .ttvkes IIIIl 
tile leaat poroua ... ple after 48 .tnIra. 
2) r1eldbility: 'DIe fila u biabl, flexible. ualilre 
ot .... f.-. of cer_ic iDaulatiaa. .... ntaiDa tile iabanat 
qualitie. a. 10lIl •• the eetallic b.~e aaterial i. aot 
aubjectad to ..... traiu. U tile bale aaterul is ewer 
atratcbad _ • ...,1, beat. it abibita cracldDa. "t;,c, .. ~;-
atiaa of tile fila .., occu. A un taper .... <\1 \1'.11 DOt 
.llow .. 11 diaaeter br\diaa- Ia ban .tLt8 .... -:!l win .i11 
.war .tntcb aD the \4'PC ?Ut of tile ..... 8tId tbe aurfeee 
vill .. diatortacl at tile Ionr..... Owilw to till fila .... 
...... the aJuaI_ .... tnta .. tile '--It IaJw 01 
.... '_ aa.. tile iMulllUd caa __ ce ...... ~ 
ibla. pnridad abo CUt the ~ of the ....... U ... 
tbat it allibf.t8 a IOOd ..... of dutilit)'. a.tUa.he 
.. .trip wen ........ a UIIIInl" .... ~_ fOR 
tiae. the tbiclale.e of tile CODdutor vltboDt fiaJWta or 
crackiDa aE the iIiaulatiGlt. 
3) f.tipe: 'hate baYe iDdicatad tlaat t1lan la DO 
fatiaua loll ... to tGa ...uc fila. __ vitb a fila tIDct-
.... un tba fiftaaD aicIaIa. 1bia U 0Iria& to tile ~ 
ibilitJ of the fila. tllen i. DO .tna. CODCeDtratioa 
lletveID tile aatal IIIIl tile fila. 
.) StreIItb: 1IIDaila ItnIIiItb .. e1aaptiaa an DDt 
&1t1fncl bJ tile ...uc" fila. VitIa"., tbiD aatadal. &1-
lovaace ahDald be .... ,. tile tbicDIa of tile aetal that 
ia CODYertad to OIdele. Den la DO reclactioD ia fatipe 
atnIrItb ... at nlatiwlJ biaIa .tnIHa. DIe a1uaiM fila 
baa .ipificaat atnaatb _baa cletacW.m. the _tal. 
5) Canaa: AI iDtulatiaa 11 apaMd to biaIa w1tap. 
tile critical YOltap 11 reacbed v ..... laible or audible 
diIc1IIq,e ocean. 1bia U the. coraaa IUIrt wltap (C:SV). 
... it ia bare tut the eabieat .ir IIecoaea ioabed ... 
pemita fna flow of cuznat. IfoIt iliaaJltiaaa ....... to 
tbiI CONIa effect aaffer _iGa. It ia abo attMW bJ 0_ producacl froa the oznea of tbe .tanphere. Iucb 
cbMti ... , HOIiaa vitbiD the 1Iody of tile iaIulariGD ia c:a.-
c:eatnted .... maulta ill • ~ depadadaa of tile quU-
t)' of tile iuulatiaa .... cauHI pnaature faiha of. tile 
ayatea. 
6) IIiab Taaperatun: Beat ia • very iaportaat factor 
ill tile ... of • barrier type elec:trolyta. .. it tIaic'- tile 
barrLar I.,er for bieber dielectric et~b. ... tilt 
cbapI tile electrical naiatace .... aodifiea tile pbJdc:a1 
caaatace of tile fila; tbarefon. tile pn-...,Ii .... J_f_ 
beatad up to 10000 f. leedI to _ iacnae ill zuiatace .. 
.. appenat tbiclreDilrc of tile barrier layer. It abo iD-
n_ tile flaibility of tile fila. \t viii Dot b1iatc 
« peel. &1tbaa&b tile tberaal ..,...iaa of tile fila &lid tile 
CCIIIIIuct« u·1IiffeftDt. 
liace tile al_ i _ od.da _Ita at 37220 f. (20,.0 c.). 
tile taaparatun ____ at vbicb PeraaluIter iuul.tedI c:a.-
duct« .., be aafel, ..,lOJad b dictated bJ tile -ltilla 
poiat of tile _ta11ic CGDduc:tor. vhich f_ &1-.'_ 1I12l8" 
r. (6590 c.). DIe iaaulatiaa propeniea of tile CIIda fila 
iaprwea .. tile teapenbl~4 i.Dcnuea a tile _iatun factor 
ia eUaiDated. It bolda ita dielectric ~iea vbetbar it 
ia operated at 50° Co. 5000 c.. or -4000 r. (crJO.eak). 
t .... -:.iDa it .. iUble far Clau .. B .... C t.ulatiaa .. 
well a. "IIK-iaa .iI-Spec. for biab teaparatun applica-
daD. 
It '..;} ~ a.eadtive to tlleraal .boclt. !be iaaulatad 
coadu-:'I:O" ca2 ufel, c~rry .bort tena OW'er10a4 carreata 
,iIi;- itt .., ~.~ abiat teapar.tun .... caD be aaIIjectad to 
•• td4 .• 1 ~. of taper.tun -iDa a vida diffenatial 
tt~.tbout deterioratior_ 
'rberu~ CGDductiyit)' of tile Al~ ia nlatiftly cloaa 
to tile .ham. coaductor .. tile fU'; i.. .1.... It baa tile 
.bilit, to r.diate beat rapidl, is hir~ t .. perature. A 
... 11 coil with leu veiabt .... vith biab tb8raa1 c.aadKt-
ivity will fecilitate tile trauaiaaiaa of beat. To acbien 
125 
I 
t' 
... • _....... ftMI4 vile ....... np1aced .itb 
flat: .in • .t ... foll .... all w1da ill •• iaII • 
.. fWed. . 
1-
I~~--............. 
_ 4110 100 100 10DD 
1III'IIA!IIII D or. 
'-'ed IC .1·.i ••• in. hnaluater 
..aica1lJ pac ..... of .1.i_ 0Idde 
rila tbicllll'" • Ucraaa (.0003") 
7) Wiati.aa: IDDcpDic Alz03 filii .... ill iDitial cae-
ductiritJ at an daM rate of 10-12 (o:../ca)-l •• cae-
cbu:tiYitJ iacna... at the ._. -.pit..... the dOl. rat. 
mcr-.; tIIUa. doH rate of 103 roetpn./NCo. tile 
c:aadIIc:tiyitJ .ill .... iIac:zeu.t to 10-9 (oa-./ca)-l. VMD 
_terW. an IUbjected to a Ibort cluratiaD Ulna iDtBIi-
tJ ..- palle u lIICOUIItend ill _leu aploeiaDI (vllere 
tile iDtBIitJ .., nada to ... tha 107 rotJIIiaenal NCo in a 
fnctiaD of a -'-calli) tile n.ittaDce of _t orpai.c 
iaIulatiaDI cliaiDiI.... ill nlue. vhile tile iDoqaDice ill"' 
cllllliDa Al~ vill nc:onr "pidlJ after 10 to 100 aic:ro-
aeCCllldl. _ • 
A1203 it .acc ... fallJ 
applied in • r.diation 
.... ir_ent. • tJPical 
nactiaD _u-.: of • 
a 1012 I9/ca2/ •• c. for· 
IIIUtroIII II1II 6 a IOU 1 
_/ca2/ •• c. for a--
r.diation. vb.r. tb. 
equivalent abaodIecI doN 
for eacIl it ~lJ ~aal to 1 II 10· rad •• 
.. ebon 110 del.terious 
effect •• 
.. 
_1: 
, 
~ ~ ~ l.4 
V ji" j 
-IS 
10 .. , 10' .. ..' .. ' J 
~-~ fiI. 2-A1umin1 (AlA) c:anductlvity 
It ,..riclul tllnlper8tura In ......... 
...iItIan. 
In a report bJ Idaho IQclear Radiation and &raODDe 
latiaDll LaIIoratoriel vu deecribed tile cleaip of ID ~ 
LiJIear 1aductiOil l'Iaap for tile lIark 11 Loop. placiaa tile IIOIt 
.triapllt nquizaet. on tile IOdiua puap. TIle four-pole 
GL~IUT 
Pig, 3. Annular Uacar InductlGn Pump for Mark 11 
Integr.1 Socllum TREAT Loop 
wnloD of ..... u.s » coila ..... tile fbe-po1e ..... 
a.ed 30 field ooil.. n. field ooil •• '1" ... iped to 
CGUlIt of flat riIIIIoD .... .... tJpo coib of full, 
IMllta .. IC .1gei_ 'DIe AIM iII.l.t" COIlduct. •• 
• 1MIIl .ltbaut lDtorloarial ad va -=-full., aperated • 
tile priauy of a 60 beRa. OM ....... 230 .. It. II: .t8pdan tn."" at 4250 C. f. 09iIII' 500 IIoun .itIIDut ..u.c-
tloD _ fallure (ja-73690 .... IatiOIlal 1aoratoIJ). .. 
IIPILOPIIIft or PUIIH 10I UBI 111 rAit-IlAC'lG&-WDI U-
'IIIlIAL-J.OIat IIl'IIDIDII ." L. L 1oWaa0ll ad L D. Cad ... 
.) LOll te.pentun: AI.i ••• itb CIIWie fila acela ill 
.... 1' oold •• iro_uta; it b iDeeutU .. to abrupt 
c ....... at 10. t_peratur ••• r.-iDe touth. cluc:til. aDd 
.tl'Olll' tile Iliab thenal c:cnuhac:tiYitJ of al_iIuPI (the 
abUitJ to tnIIIfer beat npidlJ> ..... it eepedal1J ef-
factive ill ldab IIIUIJ ablOl'ptioa. 
.r-...-..,.-r---r-'"""T~ ~ ~-t---I--I---+--+-+-! 
i=~~~--~-+--~~ 
~ 10" ...... -t--t--t---lf+-+--I 
I :: t--!--+--+-~--t-~ 
~~~~-6---~---~-4---~--""  2'10 _ "., 
teaperature ill cIqzeea leiria 
Vader pnelUn ill liquid hJdrogeD 
At IUb-aero teaperatune tile tear nliatace it u high 
or biaber tha tIIat at roo. teapentuze. Aluaima.. beaD 
uaecl to ltabilile .upu-cGllductiDa upatl II1II reacu OIllJ 
.1iabtlJ ill iDcreueI ill aqDItic field ia neittiYitJ or 
abo~t 51G. In. tJPical roo. teaperatare. UDder zero 
nne •• aero field relit_ivitJ of IUp puritJ 11-'- it at 
2.53 + 10-5 oba/C&. Pure 11-'-. a idi .... vitia low .tniD 
vu fOUlld to .... low relutivitJ ... ill a ldab upatic 
field. In CZJOPDic appliCltiaDI at -4500 r. ill a aqDItic 
field. lUcIa _terial operated euilJ at 120.000....... TIle 
1 .. 1 .traiaed aluaima retaiaed itl propertiu iD ldab ...-
netic field. Itl upo-n.ittaDce ahibited a precto.iDatelJ 
.. turetiJla behavior. 
9) rr~uencJ: Specific relbtaDce of ubJdrOUI and 
peniAlIJ hydrated al__ it verJ biab. TIle aodic fila it 
~lJ 5W¥era2 per 1.5 II 10-3- era fil .. nan it 110 
lipificai cbaDp over a \:ide freqllGCJ r ..... At fnque: 
cie. above 10&/9 _. it it neadJ CODltaDt. At 25Q/c.2 
cbaae. vill .ppear vitia varied fila tbickDe..... At fn-
~iea ~low 10 DaIS. cepacitaDCI it DearlJ CGUtat at 
G-99u r 1 era. ripre lbow. _ iDcIiCltiaD of fair npnaea-
tlti", of tile iapedaDce c:aapoaeat of .... lUlter teetH bale 
A12O, ~lated uterial at roo. taperatare. 
Di,tferent valuu .... propKtiu caD be ,btaiDed if tile 
pone an ... led or iapnpated. 
TIle iapedaDce obtaiaed ill IUp fnqueDCJ livel a 110ft 
llDifora reapoaae. utile .... of a lIG9iDa .,Itea H.itl biP 
fraqueacy nepoaee of ac:oUItic tl'aDlduc:el"l. 
If recluciDa tile v.iabt of tile aut ." 110ft tbaD 501. 
fnqueIICJ CD be iocnaaad. '!be 110ft deDae tile -cerlll, 
tile futer tile __ vau travel. r. a Ii.,. fnq1llDCJ, 
-.. of tile ...... tic coil ubibitl a _jar portiOll fo: tile 
laaatil of the Vaft to CJcle. IJabtvei&bt alum- rectap-
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_ vln. ......... vitia tIWa AlA iMulatioGo iapnnd 
ella duip objecti" ia obtaiDilta tile ___ power autput 
,. pcMIIl of weipt ... cClDdeDHcl IIDi.t for -iDa naaducer 
eon ... vavepi.de .. 
,.., 
• 
Il1O 
o 11---------1 
fnIlueDCJ ~ of 
b.1 •• ci..a aeri.a (.) 
r.aiat •• c. (b) c.p.-
eltuc. for ••••• 1.el 
.1_ia_ odele - lila 
thicllllua 1.5 a 10-3 c:a. eM 
O'-~-~__:'::.4r___:::jt--;::rf 
10 lIil 
.....-,0/. 
Study .tate low fnqueacy vo1tq. vould be cliatributed 
acro .. a abeet viaeliDa i. direct proportion to tbe clln 
iapedaDce ,iviDa aD eaaeotia11y liDear clistributioo of aucb 
vo1tap auoa. tbe turu. 
the capacitanc. and iDeluctaac. betveea adjac.at or 
pby.ica11y doae turu ad tbe c:apacituce to r.rouod are 
unifora tbrcJu&baut a CCIDt"-- .beet coil. ('.oil. vOUDcl 
fro. A12~ thin iuulatecl .trip bave 110 iDterlayer c:apaci-
tuce. but OD1y iDtertum capacitance; total capacitance of 
tbe coil is tbua reduced. 
Wav"lIiele vouncl. fo': traa.aillioa of 
.ipe1.. lI.i., coil aael. of aaoelized 
al_iDlla r.ctanau".ar vire .... vOUDcl. 
Sucb coila are f .. '. -iDa. 1iahtv.iaht. 
.uitab1. for ac·~uatora. voic. coil •• 
IerfO ayac-. ,'AIker., etc. 
10) Vibntioo: AD acIp vOUDcl flat vir. coil procIucecl to 
flux cleuitJ 01 ~8 ki'.opua. in aD air lIP (uaiDa 3 1ba. of 
Alnico 5 - 7 ... pet ic core) to provicla a 6 lb. forc. for 
cli.aplacaaellt .ad at.ce1eratioD ... bovD in .;bart. Tbe ill-
proved _~ voir .. coil IIIlit baa aD efficieDcy of 50% in 
tbe fr.quency n.nae froa 400 - 10.000 Ila. ia a auillu. 
acouatic autput Jf 20 vette vitb a blab depft of reliabili-
ty. Of CDUl'H.. biaber fnqueacy ia 110 prob1... Tbe fila ia 
IIltr •• ,ly to'Jab .Del .Idlibite litt1. el.t.rioretioa uncler 
aceuive _.:bnical vibratioD for aceadecl periocla of tiM. 
Coil. vOUlld vitb thin fil. wulated .1uaiaUII c:oaductor bav. 
beaD IUCCMlfu11y eubjected to villntiaD teata both at naa 
teaperatuna aDd .iftatecl teaperatunlo UDder 24 G vibn-
tu.. ... 1_ at •• ioua fnqueDciea beew. 50 cpa ... 5GOO 
cpa for OM baur alaIta eacll ala. 110 cbap ia naiatiYity 
aDd 0DlJ • a1iPt cbaap iD iDdIIctlllCe v.. nccmIecL aad .. 
ella teat tile ~ flovilla tbnuaIa tile coil iDcnuee to 
nile tile taaperatun to ite liaitilt& value aDd tbIIl reducea 
"aiD. 
11) IIiab V_: &1";'. oaicIe iDau1atu. aey be UMcl 
effectiv.1y i. biab "c~2 !be fila .bov.el ao .ff.cta 
uncl.r prea.ur. be10v 10- torr at 5000 C. Otber t.ata 
indicated tbat vbeD Al2~ VII iaprepatecl vitb CoiRorfree 
.ilicou. tban VII 110 .. ideDce of .,., bJ4rocerboo naiclue 
vbeD oper.ted above a O c. ill ucr-1y lov preaaun. 
22) De.ian Couideratioa: Al_in_ alao bea a hialt 
but capacity vitb Ilia\ capacitaDce for .... vo1tap cliatri-
butioa. Aluaiaa atrip or rectallplar vue viDdiDa penaita 
hiaber curreDt de.aity. elue to .acb turD tlrIina 1at.r.1 
racliati,-. edpa upoaecl to £be coo1i,-. -w.. tlIua prwi6-
iDe effecti" beat cliaaipatioD. Tbia peralta CIIIIIiderable 
.dee. latitucle ia .itller reclucina £be c:roe. aectiao of ella 
al..iaa uaecl CK iDcr ... iIt& tbe cunent ratiDa for equiva-
lent be.t ri... Layer-to-1ay.r teaper.tur •• are .. arly 
unif .. ; bot apota iDbereDt in COIIVIIIt'-1 viDdiDp are 
virtually .1iaiDated. 'DIe 1111 of • thin biab taperature 
elie1ectric fila oa flat aaterial vil1 nquire 1) 1e .. vo1t-
.... 2) aiDiaa1 -c of iDaalatioD, 3) aiDi.al l8OUIltof 
tlteraal ia.ulation. It read.r. ar.ater vo1u •• in equal 
apace ad affcmla areater _clImical .treqtII. 
CaDaideratioD ia liVeD to life apectaac:y, reliability 
and nor.a1 .tr ••••• in perforaa.c.. It it i.portnt to 
c:booae a clialectric vitb thenal atabi1itJ vbeD tbe rate of 
beat a-ratiaa at ... poiat vill aceecl tbe ability of t_ 
uterial to clia.ipate it. Beat ia a-ratecl by CGIIduc:tiaa 
curreDt flow. priDcipaU, ~ or by byacere.ia IIIIder &1-
ternati,-. .trea.. 'DIe beat a-atiao rate ia an iDcreaai,-. 
fuactioD of taperatun in tile electric fielL All iDaula-
tlo. vitb tberaa1 .t.bilit, .bou1el not be tbe liaitiaa 
factor .. it ia the aoat iaportaDt part of tbe COIl~. 
13) Tbe Oaicle lila Structure: Tbe A12~ iuulatecl fila 
CID be variecl in -proceaaiD& to _t different nquireaeatl. 
Peraaluater produces eucb fila tba" ia flexible to aUow 
viadina ia .ny fora. inc1uclina .iDiature coils aad eela. 
viDeliaa of r.ctanau1.r vir. under ar •• t atrell. A fil. 
thic:lme.a aufficient1y thick to iDaure aoocl iDaulatioD and 
abr .. ioD r •• iataace CID be proclucecL 
OviDe to £be poroaity of tbe oaicIe aurface. tbe fila 
eUibita byclrolcopic propercie •• ad ita reaiativity cbaDpa 
vitb relativ. buaiclity .. veU II vitb teaper.turea rllllilt& 
fro. u/' flla/ca to 1012 C1taIc:a. U relative buaiclitJ ia a 
factor. adclitioDa1 iDorpnicI or oqanica CID be iaprepat.d 
into tbe pore. of tbe fil .. 
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14) I.,r.pated ril.l: Iaor .... ic ~tJ.I ....... tile 
IIIwaIWt&e of ne1ltaDCe to _iroaMDtal" coaditu... .ith .., 
4qn4atioD '" apoeur.e to ncU.atiaa. AlzOs ~ aa4-
icell, b _ iateraral part of tile cODductor. Tbe iDller 
la7W of tile od.cIa fila 11 "lati"el, coaa-t .. aIlJdnue. 
... OD tile .-face 11 biabl, abIoneat ... nad7 to ....... 
either .unol".. IlUbltaDcea or _1ecul.. ill ltate of col-
loidal dilper.ioB. It i ... io .. tic that ab.orbi .. il a 
fuactioD of tile poroeitJ of tile outer u.,er of tile fila. It 
11 pnbQ1e tile ., tJpe aiaaa an a put of tile pcIftII that 
an caplb1e of hJ*opIl IIoIldiaao 
DIe CClDCMtivitJ of tile outer laJu pnvidu tile ...... 
of traIIIpRtilla IDiGaI bJ4roa71 iGIII fna 101wati or water 
teNd tile COD ...... laJu .... hJ*oIea iGIII an ... U, 
bo .... d or fu.ed .ith other tub.tuc:e.. The traaaiatioD 
fnqUIDCJ of pmtODI ill a bJdroIea boD4 baa !no fouad to be 
OD of tile order of iafrand f~ (10 to 1014 per 
.eeODd). OIl thi. baai •• the protoD .obilit, ia h,droaeD 
bonded atructuna differ. boa the electroD .obilit, ia 
aetal itaeU by _,lor 2 order. ill ..... itude. Tbe pore 
diaeter of tile IUriace of tile fila ia ill tile order of lo.so 
aUliaatar aicrou. or tlleir daIIIity u bear- 100 to 800 
porn per 111_ a1aoa.. aufficieDt to abaorb other _tel-
iala. ID I0Il8 anaa of app1icatiODa. poroua audace could 
haft "alue. dace it 11 c:heaicall, leti". aurface. It ICta 
.. a good ..... t for -.chaical bODcliJIa; other aclvaDtqea 
include ita reteDtioD of pboto--litho .. ul.iODl. aDd it 
..".. .. a be.. for electroplati.a&. priIltecI circuitry aDd 
peiDti.a&. 
Porn caD be iapnpated with varioua .. urUla. i.e., 
orpa1C1 to iDbibit .ater abaorptioDo ~CI for 
UII ill hiab t .. peratuna. '1'be Georaia IDItitute of ~ 
lOU (1WIC Tech. Report .13) ... led the fila with Co1loUl-
al Silica ill .. e1ecuoplme.ia depoaitioDo allO with a true 
1ir(uid of ceraaica that vet tile wide porea by aelliDa a 
bJdro1iaed 101utiaG of etbyl' ailicata 10 the puticlee of 
lilica wen trapped in tile pone of the coatiDa-
Actuall,. the barrier la7er of the 0JWIe ia RfficieDt-
1, protecti'" for ~aaic filliDa of the pone. There 
ia .., dqer thet a carbOD CODductive path will pua the 
hurier la7er ill hi&h teapentun operatu.. ~ fa.1t. __ 
the ora-ic _teria1 will operate at twice the t .. perature 
without effect. 
15) IaprepatiaG With lDorpDic Material: The 8IIOClic 
poroua hue coatiDa with a barrier la7er ia a refractory. 
flaibl. fila ad CID abaorb or .. 1 other orllDic aDd iDor-
aaDic fi1. with or without aD oraaDic vehicle. Another 
8IIOClic or elatropJ..o~·3tic procua CID be applied for foraiDa 
IIIOtbar coapoa;.ce fila thet ia abaorhed into the pone of 
tile aaoclic hue iaeul.atecl layer. Barrier t:Jpe electrolytee 
CID be IIIed. Te.te perforaed ahowed that hiabar dielectric 
atftllllth ... flaibility were obtaiaecl after VICUUII ...... 1-
iDa at 4500 to 5000 C. 
Oxide pona CID be ..... led" with tetraetbJl ortboeUi-
cata. which ia a refractory biDder. a aalli .... aDt for 
iapnpuioD o£ poroue .. terial ... ia hiahl, but n.ie-
tat. A bJdrolised ailicata pl butad to ailica beco.a a 
bard. vt.u..ua type _teriali a pun ailiCI boacliDa aaent 
which hal tbe .,..tap of beiDa iDaoluble ill water. It ia 
iapervioua to _t aciA! aDd ie excellent ill hi&h teapera-
tural. IIydrolbatioDo uaiaa atbJl aUiClte 101utioDo CID be 
ecccnpliehed. .. it ,..tratea coaplatal, into tbe poroua 
Al2"] to a COIIplete bar ... after heatiDa. 
A "ater _1_!aD of ..-lai.Il __ 1 or .. iMtiCIM of 
u."cpDi.c &it,. .lth or without neill coaItiaatUo, ca 118 
a,p\ia. tv ~raate a atroaa bond with the Glide ~ A 
am III iatezaolecu1ar boa4 ia nepolillble for tile iDfttau. 
of tile bale caatllllo 
16) Or .... ic I.pr ..... tio.: A IU1CGll"'Olft8ll .work 
btaraper.ad with oraolc arou,. CaD ba ltabUla.d to a 
valuable fila in CODjUIICtiOD with al..u.. oxide. !be 101-
YaDt of the aUlCOD aiature wUl 0Id4iae ... "aporiae with 
other orpai.c C .. _tl. while the iDoqaic IUica aattia 
reuiDa (cnaalbad orpaopol,.iloulll) an ttl80It ~
... for _t nlietaDce. With a ... oaiH. tile Itructun 
CIa withataD4 cmtr 1. r. witb:lut deterioratiaa. A ..... 
of lIOClified IUlcoa ftIIiDa ..". been UIIId, lUCIa.. aUlcoa 
alkydI. or aa4:Uu-ciGIII .ith ,",liCI. epadee or pIIIDollca 
with a ailicOD CODteDt of about 2S%. Such differeat varie-
tiea of reaia coabiDltioDl CaD be fonulate. either by 
b1aDdiDa or co--polyaariaatiOD to obtaiD but ftllietaDce up 
to 10000 r. Such co.binatioDl are eaceneat in thenal 
Ihock ftlliataace. leIiIl CIa be applied ill pun fora or CIa 
ba coabiaad with other raaiaoue _terial. A .inure of 
neiDa put toaetbar to cInelop euitable propertiel that are 
coapatible with the hue Al2~ CIa be achi8\red. 
*XXI -
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Beat -aiDa of poly-(ai4e-iaide) adhuive 
on alum- ad aocIi&ecI 11 __ • 
'1'be cboica of reain to be iapnpated iDto tile porea 
dependa UPOD the applicatiOD. Tbe choice of aD oraaDic 
biDder ie ucIe where little or 110 carbOD neiAlua nuiD, 
thouah it will have DO effact OD the inaulatioD. aa the 
pona are protected by tbe refractory 0Iti4e fila thet h .. a 
..ltiDa point three tillea that of al-m.. 
lip teaperature pol,..a offer vereatLlity for UII ill 
elac:uoaic iDlulatiaG ... IIIov atabilitJ ill perfonaace wbeD 
iaprapatecI into tile Alt»3 "priM coat"i Greater cIepIIIIl-
abUitJ hal heeD IChievecl at hiah operatiDa taperatune 
(about 8500 r. ). 
Thanal aaiDa of iDlulatio. in oraaDic .. tarial 11 
probabl, nepouible for _at fai.l.ura. fOlllld ill tile coa~ 
DeDt. 'l'berul "iDa itaalf cIoeI DOt produce fail_. but 
it r......... iDlulatiaG wlDenbla to other factore. euc:h .. 
aoiatun. ,..tratioDo briuu-. •• loea of tberul a..-
aiOD before coap1ete failure. ripn lbowl IOae aperiaeDte 
with orpDic fila war AlzOs. 
Iucb orpnic 09Ucoat ie prodIIc:ed in a cund or ... i-
cund atate. A coU CIa be foned ... wouad in ., ahapa 
wheD a qDlai-curad atata i. requira.. Vhaa .... tad. tbe 
tune boad toaltha' to fora a IOliA! .tructun. ., ..,lofilla 
thia aetbod. COftII an aliaiutadj 'Iba coU 1IecoIIIe ..., 
atrona ad .. u-.upportllllo 
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Tberaal -aina of :C aluainua wire, anod-
ically insulated film.. Dark ban iDdi-
cate aluaimla and oxide wire. 
OIII1USUII 
Molt inaulatioo. are bued on a thenul theory. Should 
a weak area in the organic ioaulatioo be beated lIore tban 
other area., and if the beat ia DOt reaov~d II rapidly .. it 
i. generated, tbe weak .pot grow. hotter and the re.inIDce 
will be lower. A. the temperature continue. to ri.e in 
operation, iDltability OCCUrl; till will be followed by a 
breakdown in the weakest point of the inaulation. !hi. will 
DOt occur ia ..u2O:3 inaulation. In fact, the a1 UJ11inum oride 
i n.ulation improve. at temperatures above 2200 F. The 
choice of insulation i. often a decided factor that will 
govern the perfonD&llce and reliability of the components. 
In application. where peak load i. energized during low 
demand period, overall lo •• e. are always le.. in high tem-
perature de.ign. Example. are tran.former., generator., 
. oleooida, alternatorl, aagnet., etc., whetber for environ-
mental or l:erreatrial operation. 
It will aa.ke good .enae to C0D8truct electronic Com-
ponents by uaing lightweight conductorl to improve opera-
tion: better balance and higher efficiency operation 
through the reduction of "". It will malte good senae to 
uae alwainua oxide thin film inaulation for better dillipa-
tion of beat, higber current flow, and consequently higher 
temperature operation in &dYer.e environments. 
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A COHPEIERCE PERSPECTIVE 
Teclmology Tr8118fer aad C_rc:1a1iaation of II1sh Te.perature Electronics 
Dr. Robert Pry 
Goulcl. Inc. 
RolUns MeadOWll. Illinois 
Dr. Robert Pry. bec:utive Vice Preaiclent for I aad D. Gould. Inc: •• has been 
invited to the eonference to listen to the proc:eed1Dp. have diseussi01l8 with the 
authors aad aneadeea and froa this bac:kgroUlld provicle iDaipta Oil the status of 
effort. interfaces be~en. SlId perception of toe reaeareh. _ufa.:tur1D8 SlId 
user ca..uDit:lea in hip ta.perature electrOD1c:a. The proar'" of I aad D. fabrica-
tiOD teclmololY SlId ~c1a1:lzation of useful __ t syst_ at teaperatures 
greater than 200·C v1l1 be .. eeaaed. The gaps between user needs. R aad D reaulta 
ad on-lo1D8 projects v1l1 be _riaed yield1D8 -.rut expeetations .. projected 
fra. user applicatioos and ..aufacturer viewpoints. The apparent deter.1nants for 
c:oa.erc1allzation of current reaearch projects aad the perceived interface barriere 
to tec:lmololY tr8ll8fer v1ll be detailed. 
IJO 
't t5 t 
<' ......... - • 
ern", an *' # N' ftC red' 
-
un ":11 ttz ttx W' 
~ : , 
) 
toM 
